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ABSTRACT

Brain Machine Interfaces (BMI) provide a communication pathway between the electrical
conducting units of the brain (neurons) and external devices. BMI technology may provide
improved neurological and physiological functions to patients suffering from disabilities due to
damaged nervous systems. Unfortunately, microelectrodes used in Intracortical Neural Interfaces
(INI), a subset of the BMI device family, have yet to demonstrate long-term in vivo performance
due to material, mechanical and electrical failures. Many state-of-the-art INI devices are
constructed using stacks of multiple materials, such as silicon (Si), titanium (Ti), platinum (Pt),
parylene C, and polyimide. Not only must each material tolerate the biological environment
without exacerbating the inflammatory response, each of the materials used must physically
withstand the environment as well as interact well with each other.
One approach to address abiotic mechanisms has been optimizing the materials required to
fabricate the INI devices. Silicon Carbide (SiC) is a physically robust, hemo and biocompatible,
and chemically inert semiconductor. An ‘all-SiC’, or monolithic SiC, device may be the disruptive
technology needed in the BMI field to finally achieve long-term and wide-spread use of this
technology in humans. The all-SiC device concept is where SiC serves as all device layers: the
base (substrate), the conducting traces (electrodes), and the surface conformal insulating layer. The
monolithic SiC neural probe is realized by forming high-quality pn junctions of heavily doped SiC
on a layer of the opposite polarity. Heavily doped semiconductors display semi-metallic electrical
performance, which allow for efficient electrical conduction in the electrode without the

vi

deleterious effects of metal ions interacting with the neural environment. The conformal insulator
is realized using amorphous-SiC (a-SiC) which can be patterned to open windows to allow
electrical conduction to occur between the electrode tips and the brain.
Several generations of monolithic SiC devices have been fabricated, tested and are reported
in this dissertation. The devices were fabricated utilizing two polytypes of SiC (4H-SiC and 3CSiC). The monolithic SiC microelectrodes were fabricated utilizing techniques used in the
fabrication of Si based microelectrodes. Monolithic SiC devices fabricated include planar singleended MEAs (with varying lengths and varying active recording area), 60-channel MEAs for invitro studies, and 16-electrode Michigan style neural probes for in-vivo studies. Electrical testing
of the pn junction demonstrated that the 4H-SiC device can block a forward bias voltage of up to
2.3V and displays reverse bias leakage below 1 nArms well past -20V. Current leakage between
adjacent electrodes was ~7.5 nArms over a voltage range of -50V to +50V. Furthermore,
electrochemical results show that the 4H-SiC microelectrodes interact with an electrochemical
environment primarily through capacitive mechanisms and has an impedance comparable to gold
electrodes. Electrode impedance ranged from 675±130 kΩ (GSA = 496 µm2) to 46.5±4.80 kΩ
(GSA = 500K µm2). However, the 4H-SiC devices cannot deliver charge as efficiently as other
conventionally used microelectrode materials, such as iridium oxide (IrOx), but a larger water
window compensates for this since larger stimulation voltages are supported compared to IrOx.
All studies and data collected thus far indicate that the monolithic SiC neural device can
aid in the advancement of chronic INI use in clinical settings. The all-SiC devices rely on the
integration of only robust and highly compatible SiC material, they may offer a promising solution
to probe delamination and biological rejection associated with the use of multiple materials used
in many current INI devices. Follow-on work is planned to prove this assertion via in vivo studies.
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CHAPTER 1: INTRODUCTION

1.1

Introduction and Motivation
The human nervous system is a complex network of neurons and supportive cells whose

primary responsibility is the coordination of all voluntary and involuntary movements. In addition,
it is responsible for emotions, movement, senses and cognition [1]. It is the control center of all
mammalians. Movement and cognition are coordinated via the transmission and reception of
propagating neurological electrical signals (action potentials) to and from different locations of the
body. Damage to the nervous system may cause temporary or permanent loss of signal
transmission. Nervous system damage and disorders come in a variety of forms and rarely heal
over time [1, 2]. Millions of individuals worldwide suffer from physical disabilities that are a direct
result of damage to their central nervous system (CNS); thousands more have lost limbs due to
wartime violence and have suffered damage to their peripheral nervous system (PNS). In addition,
neurodegenerative diseases and conditions, such as Alzheimer, Parkinson’s disease, epilepsy,
depression, and schizophrenia, are affecting a growing number of individuals globally [3]. With
the aging of the Baby Boomer population, the prevalence of neurodegenerative diseases is also
predicted to increase significantly [4]. Therefore, demand for cutting-edge research, treatment or
therapy for nervous system damage and disorders have also seen a dramatic increase [1, 3, 5].
Brain machine interface (BMI), or neurointerface technology, is an emerging field in
nervous system rehabilitation and treatment. Neural interfacing is defined as the gathering of
methods and instruments to enable a direct interaction between technology (the outside world) and
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the nervous system [6]. BMI has shown great promise in therapeutic applications for varying types
of nervous system injuries and disorders [7, 8]. The overarching goal behind the development of
BMI technology can be described in two terms: (1) to advance the neuroscience understanding of
the brain, and (2) to develop a safe, dependable and unobtrusive neural interface to devices that
offer the possibility of restoring communication, mobility, and independence of individuals
suffering from a variety of CNS or PNS disorders [9].
This chapter serves as an introduction to BMI technology, more specifically intracortical
neural interfaces (INI), a subset of BMI. The chapter will discuss the neural microelectrode arrays
(MEAs) used with INI technology, and their interactions with the nervous system. First, an
overview of standard and emerging devices used for INI technology (Microwires, NeuroNexus’
Michigan probe, Black Rock’s Utah Array and polymer-based probes) will be briefly discussed.
The following section discusses the possible failure mechanisms that are associated with the design
and implantation of present day generation MEAs. The final section will introduce Silicon Carbide
(SiC) and its emerging role as a complete alternative material system to present-day silicon-based
BMI devices.

1.2

Brain Machine Interface
BMI devices provide a bi-directional communication pathway between the electrical

conducting units of the brain (neurons) and an external device. This bridge is achieved through the
recording (and stimulation) of neuronal cells by MEAs or microarrays. Figure 1.1 gives a basic
overview of how a fully developed BMI technology is predicted to help patients suffering from
the loss of a limb. Neuronal activity is recorded as an extracellular action potential [10]. Once the
action potentials of the neurons are acquired, the array transmits the signals from the brain, through
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wired or wireless connection, to a system that uses a variety of signal transducing systems and
processing algorithms to record and decode the signal [11]. The decoded signal can ultimately be
used to control external devices, such as prosthesis or a computer [11, 12].

Figure 1.1: A fully-implantable BMI system offers the possibility of restoring limb mobility
in paralyzed subjects or amputees. Not all the details offered in this graphic have been fully
realized, however, it is evident that in the future BMI technology will play a vital role in the
rehabilitation of patients. Reprinted from [8] with permission from Elsevier.

BMI systems can either be non-invasive or invasive. Non-invasive systems generally
exploit the use of the electroencephalogram (EEG) to achieve interaction between neurons close
to the surface of the brain and an external machine. EEG systems are transdermal systems that
measure the combined electrical activity of large neuronal populations and attempts to decipher
the signals made by the patient [8]. Consequently, EEG systems suffer from poor temporal and
spatial resolution due to the overlapping electrical activities of the surrounding neurons. In
addition, the electrical activities picked up by the device must pass through extracellular fluid,
tissue, bone and skin before being acquired by any external system(s). This results in the loss of
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signal fidelity and the addition of noise. Therefore, EEG use in BMI has been shown to be limited
to use where high spatial resolution is not required [8].
Invasive BMI systems require patients to undergo surgical procedure(s). These systems
come in many forms, such as single ended electrodes (microwires) and MEAs to name a few.
Invasive systems have the benefit of higher spatial and temporal resolution than EEG.
Electrocorticography (ECoG) presents an invasive system that provides an improvement to EEG
systems. ECoG arrays are placed directly under the scalp of a patient and on top of the brain. The
placement of the ECoG device provides far superior spatial resolution than that of EEG, as the
signal no longer passes through bone or skin. However, ECoG systems are also limited, as they
are not in direct contact with the neurons/neuronal clusters and thus do not offer the possibility of
interacting with specific neuronal populations.
The invasive intracortical neural interface (INI) is a subset of BMI technology which has
shown increased utility recently, as it provides a closed loop control system through bi-directional
signaling between the device and specific neural populations. INI is an emerging technology which
targets neurons in the motor cortex, but, has also demonstrated applications in the sensory and
visual cortex [7, 8]. INI devices offer the possibility of detecting high quality single unit neuronal
activity [13]. The ability to record a single-unit has the advantage of improving the signal-to-noise
ratio and specificity for signal acquisition in BMI systems [14]. This allows for the extraction of
high-quality electrophysiological signals, such as action potentials for the control of complicated
external mechanical devices (i.e. robotic prosthetics) [13, 15].
Though INI technology has shown significant progress, issues still arise with the devices
post implant. The devices used for these therapies have a major underlying issue preventing their
increased acceptance. Many present-day INI devices have questionable long-term reliability, such

4

as signal degradation to complete functional loss of the device over time [16-18]. The reliability
issue has been attributed to both biotic and abiotic sources. Biocompatibility, hemocompatibility,
and the stability of the surgically implanted probes are persistent issues. It has been shown that
long-term implanted electrodes are initially tolerated [19], however, they begin to deteriorate and
fail within a matter of several weeks to several months [20]. For neuroprosthetics and BMI therapy
to become more viable, the long-term viability of the devices must be investigated and improved.
INI construction materials have been linked to overall long-term reliability [21]. Silicon
(Si), titanium (Ti) and platinum (Pt) are often used to make these neural biomedical devices [10,
22, 23]. Once these devices are introduced into the CNS they have the possibility of being
recognized as a foreign object. The introduction of foreign objects causes an inflammatory
response by the neural tissue, which results in scar tissue formation around the device, which may
render it useless [19]. In the worst case, the metals used can cause neural tissue damage and even
death. Mechanical problems, such as micromotion, are also a prevalent issue with present-day
devices. Reducing the size of the electrode without sacrificing the electrode’s ability to transfer
charge is also paramount in the viability of long term use of neural probes [19].

1.2.1

Microwires
Microwire electrodes are simple electrodes by design. They consist of a metal wire and an

insulating material (often Parylene-C). Early microwires used silver/silver chloride (Ag|AgCl),
stainless steel, tungsten or Pt metal wires [12]. The thickness of microwire electrodes are only
limited by the thickness of the metal wire and the insulating coating; this allows microwires to be
relatively thin. Figure 1.2a shows a 64-electrode microwire brush, which is protruding from a
syringe’s cannula (top). The 64-microwire electrodes consist of commercially available Nickel-
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Chromium-Aluminum (Ni-Cr-Al) wires (12.5 µm diameter) insulated with 3 µm thick polyimide
insulator [24].

Figure 1.2: Examples of present-day INI technology. (a) A 64 electrode microwire brush
protruding from a syringe consisting of Ni-Cr-Al wires (12.5 µm diameter) insulated with 3
µm thick polyimide insulator [24]. Reprinted from [24] with permission. (b) A scanning
electron micrograph of the Utah Intracortical Electrode Array (Blackrock). The Blackrock
array is a 3D probe, featuring 100 boron doped silicon electrodes, each with a length of 1.5
mm. Their tips are coated with platinum [22]. Reprinted from [22] with permission from
Elsevier. (c) NeuroNexus’ Michigan Style arrays are planar boron-doped silicon-based
probes. Schematic representation of a single shank MI style probe is shown [25]. (d)
Photograph of a variety of fabricated MI style probes, all on a penny [25]. © [2005] IEEE.

The biggest hurdle to the complete integration of microwires in BMI is their lack of
consistent high-quality recording over a long period of time [26]. This is a result of several factors.
Microwires suffer from both biotic and abiotic factors. Biotic factors include inflammatory
6

response and the formation of scar tissues around implant site. Abiotic responses are a result of
delamination of the insulating material surrounding the metal wire. Tethering forces can also cause
an array to become dislodged from the tissue and may also cause bending of the electrodes.
Additionally, inconsistent manufacturing of electrodes can lead to variations in electrode
performance [26]. Each microwire electrode is individually manufactured., Therefore, individual
electrodes on the same array may suffer from non-uniform insulation, uneven recording surface
tips, cracks and holes [26].

1.2.2

Blackrock Array/Utah Intracortical Electrode Array (UIEA)
To realize BMI technology as a functional therapy for nervous system disorders a fully

functional implanted neural probe must be utilized. Microfabricated silicon (Si) based neural
probes have become the mainstay of neural-based research in laboratories worldwide. These
probes are required to have the capabilities of surviving in harsh biotic environments, recording
and possibly stimulating long-term post implantation. One set of microelectrodes which has found
wide spread use in BMI technology is the Si based Utah Intracortical Electrode Array (UIEA) or
the Blackrock Array (Figure 1.2b) [9, 22]. The Blackrock array is a three-dimensional (3D) device,
micromachined from bulk silicon. It consists of 100 boron doped silicon electrodes that are setup
in a 10x10 3D-array [9, 17, 22, 27]. The electrodes are electrically isolated from each other at the
base of the device using a dielectric. The tips of the electrodes serve as the active recording sites.
The active sites are usually coated with a metal deposition of Pt, gold (Au) or iridium oxide (IrOx)
[27, 28], while the rest of the shank is insulated with parylene-C [17, 27]. In 2006, following US
Food and Drug Administration (FDA) approval, the Blackrock array became the first Si-Based
MEA approved for implantation in the motor cortex of a human [9].
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Although the Blackrock array has seen widespread use within the INI community, it still
suffers from many issues during chronic use; which will be discussed in more detail (section 1.3).
In addition, each of the 100-electrodes within the Blackrock array may suffer from one or multiple
failure mechanism simultaneously. Explanted electrodes have demonstrated microcracks within
the parylene-C insulator (Figure 1.3a) [17]. In a chronic in-vivo study, Rousche and Normann
found complete fibrous encapsulation of a Blackrock array (Figure 1.3b) after the device was
explanted from a cat at 10 months in-vivo [16]. Their study revealed that as the duration of the
implants increased, the number of viable electrodes decreased.

Figure 1.3: Utah intracortical electrode array (Blackrock). (a) Side view of an electrode with
a large longitudinal crack in the parylene-C insulation adjacent to surface irregularities (20
µm scale) [17]. © IOP Publishing. Reproduced with permission. (b) Explanted UIEA array
at 10 months. The array was completely encapsulated [16]. All rights reserved. Reprinted
from [16] with permission from Elsevier.

1.2.3

Michigan Probe
Alternatives to the bulk micro machined Si-based Blackrock array are microfabricated thin-

film planar arrays. The Michigan (MI) style arrays are currently the leading design in thin-film
MEAs [12, 29]. The basic structure of a MI probe (Figure 1.2c) consists of a thin silicon substrate,
8

which may have single or multiple shank(s); shank lengths vary based on design specifications.
The probe’s conducting traces are often made from metals or metal silicides. The traces begin at
the bonding pad and terminate at an Au or IrOx recording site at the end of the probe’s shank [12,
25]. The conducting layers are insulated by a thin layer of silicon oxide/silicon nitride insulating
film typically deposited by chemical vapor deposition (CVD). Recently, an additional layer of
insulating film, Parylene-C, has been added to provide further insulation [12]. MI probes come in
a variety of form factors, as shown in Figure 1.2d. NeuroNexus (NNx) probes are a commercially
available and are a widely used silicon-based MI style probe [9, 23]. Advanced versions of the
NNx probe are highly customizable and can include on-chip processing and wireless systems.
These probes permit simultaneous multichannel recording as a function of depth in the brain and
are thus very useful for neuroscience applications.

Figure 1.4: SEM images of a failure within a NNx probe explanted after 189 days of chronic
in-vivo implant. (a) Failures include delamination and electrode trace degradation around
recording site. (b) Structural degradation and fracturing of protruding traces near the edges
of the recording sites. Reprinted from [30], with permission from Elsevier.

Though MI style probes have shown the ability to perform chronic recording, the arrays
still suffer from many of the issues that plague microwires and electrode bed arrays (like the
Blackrock array). SEM images of explanted NNx electrodes exhibited electrode trace degradation
9

(Figure 1.4), perforation and delamination within the Paralyne-C insulation, along with biotic
failures occurring at different points along the electrode tip [30]. These probes experience complex
in-vivo failures. Traces for these probes are known to sometimes fail around one of the active
recording sites (Figure 1.4b), which in turn can produce false data. Failures within the insulation
can increase the surface area, which in turns decreases the impedance of the electrode, again
resulting in false data [30].

1.2.4

Polymer (Flexible) MEAs
For the past three decades polymers, such as Parylene-C and polyimide, have been used as

an insulation material for neural interfaces. Recently, many ongoing researchers have investigated
the development of flexible polymer-based neural device [31-36]. With these devices the polymer
serves not only as the insulator but also as the device substrate. These flexible probes typically use
a thin metal to serve as the electrode [34]. The benefit of polymer-based devices lies in their
biocompatibility, their flexibility and the ability to create thinner devices [37]. Developing thinner
probes may reduce the biotic response incurred due to implantation damage. Researchers working
on polymer probes believe that the more compliant polymers will reduce the tissue response and
may prevent micro motion (discussed in section 1.3) and its accompanying effects.
However, little is known about the long-term behavior of polymers post-implantation in
the harsh in-vivo environment of the brain [36]. To date there have been no findings that suggest
any significant reduction in in-vivo inflammatory response due to polymeric probes [12]. On the
contrary studies have shown that polymers lose tensile strength and undergo degradation over time
in-vivo [38]. Recently, a study evaluating the suitability of Parylene-C as a substrate for peripheral
nerve electrodes found that a thick tissue capsule formed around the Parylene-C device in-vivo
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[37]. In addition, polymers are prone to water absorption. Water absorption has been linked to
physical degradation, swelling, delamination, and cracking in multiple-material layer devices [17,
26, 36, 39].

1.3

Device Reliability
An ideal MEA (Figure 1.5a) is one that demonstrates a high level of neuro-compatibility,

can be inserted without any material or mechanical failures, and causes no movement of the probe
post implantation. Several key factors are preventing present-day neural probes from becoming
the ideal probe. These factors affect the viability of implanted neural probes and include: (1) failure
due to the brain’s biotic and abiotic responses (biological failures) (Figure 1.5b), (2) failure from
the electrode’s material and/or design (Figure 1.5c), (3) mechanical failure (Figure 1.5d) and (4)
failures due to unknown problems. An array is considered to have failed once there are no channels
that are capable of producing a reliable recordable action potential [18].
Each electrode within a single MEA may suffer from one or more of these failure
mechanisms [30, 40]. These mechanisms decrease the quality, stability and longevity of the
implanted probes. They may also yield false recordings, (e.g. as the insulation begins to delaminate
recording surface area increases, etc.). In addition to these major failure mechanisms, micromotion and user errors may also lead to failure. Micro-motion is a direct result of the difference
between the probe’s and the brain’s hardness factor and Young’s modulus. This difference
prevents the probe from fluidly following micro movements in the brain, which in turn causes the
displacement of the probe and may induce post implant injury to the brain [12]. Clearly finding an
electrode that may provide a significant boost to the use of BMI and INI technology is extremely
difficult due to the many different failure mechanisms.
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Figure 1.5: Key failure modes of implanted neural probes. (a) Ideal placement of the probe
with no key failures. (b) Biological factors include encapsulation, bleeding from insertion,
gliosis and possible neural cell death. (c) Material failures include cracks with the insulator,
delamination and broken electrode tips. (d) Mechanical failures include mechanical
movement of the electrode and physical removal of the electrodes from the brain [18].
© IOP Publishing. Reproduced with permission. All rights reserved.

1.3.1

Biotic and Abiotic Response
There is wide spread belief that the biotic response to an implanted INI device is the

primary problem preventing the chronic use of INI devices [19, 41]. The biotic mechanism is
believed to originate from the foreign body response following the initial entry of the implant [19,
41, 42]. Nervous system tissues are extremely dense and highly vascularized. Due to this nature it
is inevitable that implantation of microelectrodes will cause an initial entry injury. The initial MEA
insertion trauma initiates the nervous system’s wound healing response. This injury may be an
injury to the tissue, surrounding vasculatures, or the extracellular material which once occupied
the device’s present space [12, 21]. The initial injury may cause inflammation which is a major
response to the implantation of an INI device. Inflammation occurs at the interface between the
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device and the biotic system [12, 21, 43]. Glial cells (oligodendrocytes, astrocytes, and microglia)
protect the CNS and are the main effectors of the brain’s response to injury and, once activated,
they lead to a cascading immune response process called gliosis. These processes have features
consistent with neuro-trauma and neurodegeneration [16, 21]. Gliosis begins by causing the glial
cells to chemically attack the device followed by the formation of an encapsulation layer (glial
scar), which eventually leads to device failure [21].
There is also wide spread knowledge that the physical and chemical properties of the
materials used from the probes may influence the biotic and abiotic response [12, 44]. Abiotic
mechanisms have been attributed to chemical interactions, such as oxidation, which has been
shown to lead to corrosion of the device material. For instance, chronically implanted insulated
polyimide-tungsten microwire arrays demonstrated insulation damage due to excessive oxidative
stress leading to deterioration of the recording sites [26]. Parylene-C coated microelectrodes
revealed microcracks and additional material failures, which exposed the underlying conductor
and substrate to the harsh biotic environment [30, 45]. Si, which forms the basis of Blackrock and
NNx technology, have been linked to toxic cellular reactions in multiple studies [16, 46, 47].

1.3.2

Material Failures
As previously stated, abiotic factors can lead to material failure. Recent work with

Blackrock arrays demonstrated a loss in recording capability, decrease in electrode impedance,
and loss of signal-to-noise ratio (SNR) [17, 18, 48]. Barrese et al. found that the mean time to
failure for over 78 Blackrock arrays implanted in non-human primates was approximately 1 year
[18]. The decrease in SNR and electrode impedance were shown to be consistent with the
degradation of the passivation layers and insulating coatings [17, 18]. Examination of explanted
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Blackrock arrays with scanning electron microscopy showed corrosion of the platinum electrode
contacts and, in several samples, cracks and erosion to the underlying silicon [17]. Recent work
by Kozai et al. (Figure 1.4) using implanted NNx structures identified multiple modes of materialmechanical failure which appear to be associated with the inherent strain manifested between
microscale material boundaries [30].
In addition, other studies have shown that the different properties of the various materials
used in NNx probes may also serve as a foundation for many of the observed mechanical problems
[30]. Corrosion of the electrode’s metal active recording tips have been shown to be a major issue
under conditions in which the electrode is being used for stimulation. Recent studies have
demonstrated that implanted metal contacts may suffer from faradaic charge transfer and corrosion
over time even under non-stimulating conditions [12, 49].

1.3.3

Additional Failure Mechanisms
Direct mechanical damage of the electrode has been shown to be a cause for many neural

probe failures [26, 50]. Traditional NNx and MI style MEAs have a thickness on the order of 15
µm and are considered too fragile for chronic studies in primates [30, 51]. Direct mechanical
damage may occur during or following the initial insertion of the MEA.
Motion induced injury at time points post-implant has been widely accepted as a cause of
INI device failure. Recent studies have shown that just a 1 µm displacement at the tip of the
implanted NNx probe can cause a variety of mechanical failures on the probe [30]. The
micrometer, or more, displacement of the brain with respect to the MEA’s position is called
micromotion. Studies have suggested that micromotion may induce damage to surrounding tissues
[12, 52, 53], which in turn may activate the biotic response.
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1.4

Silicon Carbide for Biotechnology
As described in previous sections, there are many failure mechanisms associated with

present-day INI devices. The materials used for present-day INI technology play a vital role in the
devices’ longevity. It has become increasingly clear that for INI technology to reach a level where
it can impact the medical community, a strategy which incorporates solutions to all these failure
mechanisms must be developed to reliably acquire high quality neural recordings. To improve
present-day neural probes a material, or materials, which address the previously described modes
of failure must be utilized. It is the hypothesis of this dissertation that by reducing the heterogeneity
of the materials comprising MEAs, the reliability of these devices can be improved. One such
material which may prove to be an effective solution is silicon carbide (SiC). SiC is a
semiconductor material like Si and, due to its semiconductor properties, it is possible to produce
both insulating and conducting material forms. This section explores the properties of SiC that
makes it a viable material for the advancement of INI technology.

1.4.1

Silicon Carbide: Material and Chemical Characteristics
SiC has several properties which make it a desirable material for many high power, high

frequency and high temperature applications [54, 55]. SiC has robust thermal properties, it is
chemically inert, mechanically resilient and has a wide band gap (which makes it possible to block
voltages of interest to the INI community when performing stimulation) [56]. The only known
chemical etchant of SiC is molten potassium hydroxide (KOH) at 400-600° C. These chemical and
physical properties make SiC ideal for use in severely harsh environments, such as an in-vivo
environment like the human brain. As a semiconductor, SiC can be doped and can undergo many
of the same processing techniques that are used to make Si based devices such as NNx probes.
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This implies that SiC can replace devices fabricated using a Si substrate, without the need to
develop new equipment or processes.
SiC consists of Si and C atoms that are tetrahedrally oriented, with very short bond lengths
and, as a direct consequence, a strong bond strength [57, 58]. SiC can form amorphous,
monocrystalline and polycrystalline solid forms. It has a tetrahedral molecular structure, which
allows for atomic stacking in multiple directions. This property allows SiC to exist in over 200
different monocrystalline crystal forms called polytypes [57, 59]. Polytypes are materials that have
the same chemical components but exist in more than one crystalline structure; they are identical
in two dimensions but vary in the third dimension. The stacking of the SiC layers produces
different crystal orientations such as cubic, hexagonal and rhombohedral [57]. Two of the
hexagonal forms, 4H-SiC and 6H-SiC, have found wide spread uses in power electronics [57]. The
two SiC polytypes that are of interest for this dissertation are 4H-SiC and the only cubic form,
known as 3C-SiC.
The hexagonal forms of SiC are grown in bulk crystals (i.e., substrates) and are
commercially available. The principle advantage of 3C-SiC over other SiC polytypes is that it can
be deposited as a thin-film on inexpensive Si substrates. This makes it potentially less expensive
to manufacture than the SiC materials grown in bulk form (such as 4H-SiC and 6H-SiC). 3C-SiC
can be deposited using CVD [56, 60, 61].

Table 1.1: Measured SiC mechanical properties vs. Si [57, 62]. a
Material Type
Hardness (GPa)
Young (Elastic) Modulus
Si (100)
12.46 ± 0.78
172.13 ± 7.76
3C-SiC on Si (100) b

31.19 ± 3.7

433 ± 50

Poly-3C-SiC on Si (100) b

33.54 ± 3.3

457 ± 52

a

Measured via nanoindentation using a Hysitron Tribo-indenter with a Berkovich indenter tip
b
1 µm thick film on bulk Si substrate
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Several material properties of 3C-SiC (both monocrystalline and polycrystalline forms)
and Si are listed in Table 1.1. The table shows average values of hardness and elastic modulus.
From the table it is apparent that 3C-SiC is mechanically more durable than Si. It has a hardness
factor which is almost 3 times that of Si, while also having a Young Modulus which is also about
3 times larger than Si [57]. These two properties make it possible to fashion thinner, and hence
less invasive, structures which can potentially withstand the micro-motions of the brain [62, 63].
In fact, using Euler’s Buckling Formula (Equation 1.1), for a piece of Si and SiC of same length,
it is predicted that a ~6 µm thick 3C-SiC probe would have the same mechanical buckling as a 15
µm thick Si probe with the same design (Equations 1.1 – 1.4). In Euler’s formula, Pcr is the critical
point at which a beam (or probe) buckles, E is the material’s young modulus, I is the sectional
moment of inertia of the beam, L is the length of the beam and b is the thickness. Stice et al. (2007)
has shown that decreasing the thickness of microelectrodes reduces the glial protein expressions
around the implant site [64]. The material and semiconductor properties of SiC will be further
explored in Chapter 2.

𝑷𝒄𝒓 =
𝑰=

𝝅𝟐 ∗𝑬∗𝑰
𝟒𝑳𝟐
𝒃∗𝒉𝟑
𝟏𝟐

𝑷𝒄𝒓 ,(𝑺𝒊) = 𝑷𝒄𝒓 ,(𝑺𝒊𝑪)
∴ 𝒃(𝑺𝒊𝑪) =
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𝒃(𝑺𝒊) 𝑬(𝑺𝒊)
𝑬(𝑺𝒊𝑪)

(Equation 1.1)

(Equation 1.2)

(Equation 1.3)

(Equation 1.4)

1.4.2

Amorphous Silicon Carbide (a-SiC)
The amorphous form of SiC (a-SiC) has garnered attention as a highly electrically

insulating biocompatible coating [65-68]. It can be deposited at low temperatures using Plasma
Enhanced Chemical Vapor Deposition (PECVD). In addition, a-SiC has already found use in
biomedical applications [65, 67, 69-71] and it has even been used as a thin film coating for a UIEA
implant [72]. Previous studies have shown that a-SiC is able to withstand being immersed in a
phosphate-buffered saline (PBS) solution bath for up to 42 weeks at 37 °C [65]. This demonstrates
the resiliency of a-SiC as an insulating material. Cytotoxicity testing of a-SiC films deposited at
the University of South Florida (USF) indicated that a-SiC performed nearly as well as
monocrystalline 3C-SiC and on par with Au samples [73].

1.4.3

Silicon Carbide: Bio- and Hemocompatibility
The bio- and hemocompatibility of SiC have been heavily explored by researchers in USF’s

SiC Research Group [57, 73-77]. The results from in-vitro studies demonstrated that SiC, more
specifically 3C-SiC, is both more highly bio- and hemocompatible than Si and a variety of other
materials (silicon-dioxide (SiO2), metals, etc.) [68, 73, 75, 76, 78, 79]. Studies conducted on
different polytypes indicate that primary neuronal cells proliferated more readily on 3C-SiC
surfaces over that of 4H-SiC surfaces [79].
The USF SiC group performed both in-vivo and in-vitro biocompatibility experiments. The
in-vivo experiments were conducted on three C57BL/6J mice over a 30 days period [80]. Two
passive Si and 3C-SiC implants were implanted within each mouse. Post explant histology data
showed little to no negative chronic immune response from the tissue surrounding the passive 3C-
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SiC devices. However, the tissues surrounding the passive Si device showed an increase in glial
activity, the formation of scar tissues and possible neuronal cell death [78].
Figure 1.6 show results from one of several hemo- and bio- compatibility in-vitro
experimentations performed by the USF SiC group [73]. Figure 1.6a shows the result from a static
hemocompatibility experiment. The mean platelet activation on Si, a-SiC on Si, SiO2 and 3C-SiC
are displayed with standard deviation being represented by the error bars. The activated platelets
per square millimeter were used to evaluate the hemocompatibility of the materials. The results
demonstrate that 3C-SiC and a-SiC had a lower mean value of platelet activation than Si. A
histogram from a biocompatibility in-vitro experiment (Figure 1.6b) showed that L929 fibroblast
cells proliferated more on SiC based materials than on Si and SiO2. The SiC materials used (3CSiC and a-SiC) had a cell viability of more than 90%, while Si and SiO2 had viabilities lower than
the threshold used to decide if a material passed the ISO10993-5 test.

(a)

(b)
Figure 1.6: Bio and hemocompatibility test data comparing SiC to materials used in INI
devices. (a) Hemocompatibility comparing the mean platelet activation of Si, a-SiC on Si,
SiO2 and 3C-SiC (Error bars are standard deviation). Activated platelets per square
millimeter used to evaluate the hemocompatibility of the materials. (b) Histogram of the
quantitative evaluation of semiconductor materials via biocompatibility extract method based
on ISO 10993-5, on L929 fibroblast cells. Volume to area ratio for the thin films was 6 cm2
as specified in ISO 10993. In this data all SiC based materials passed the test while Si and
SiO2 failed [73]. © [2014] IEEE
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1.5

All-SiC Neural Device for INI Technology
Based on the in-vivo and in-vitro results it was decided to produce all-SiC neural probes

capable of active recoding and stimulation within the cortex. The fabricated arrays reported in this
dissertation are composed completely of a single material, SiC. Devices fabricated from 4H-SiC
and 3C-SiC will be reported, with the first demonstration of an ‘all-SiC’ neural interface
demonstrated in 4H-SiC first (Chapter 3) and a 3C-SiC version, which is preferred, later (Chapter
4). In both cases monocrystalline SiC served as both the substrate and conductive electrode
elements of the devices. Taking advantage of the semiconductor properties of SiC the devices use
alternatively doped polarity SiC (i.e. n-type on p-type epitaxial layers) to create a pn diode to
provide isolation between adjacent electrodes through the substrate. a-SiC served as a conformal,
top-side insulator coating to prevent the electrochemical environment from shorting the pn diode.
There were originally three generations of devices proposed for the completion of this
dissertation research. The proposed generations consisted of 4H-SiC neural devices, 3C-SiC neural
devices, and graphene-SiC neural devices. However, due to errors and continuing shifts in research
aims, four generations of devices were completed, with a fifth generation of devices planned. Table
1.2 lists the device generations, their material of construction and a brief description of their
purpose. High quality 4H-SiC epiwafer were grown and made readily available by researchers at
Linköping University (Linköping, Sweden); therefore, research began with the fabrication of
devices on 4H-SiC. Generations 1, 2 and part of 3 were grown on 4H-SiC. Generations I and II
devices aided with establishing fabrication protocols for the all-SiC devices. Data from Generation
III devices electrochemically proved the all-SiC neural device concept and resulted in a peer
reviewed paper (Chapter 3) [81]. As the data indicated in section 1.4, 3C-SiC has been proven to
have a higher degree of biocompatibility than that of the 4H-SiC polytype. In addition (as a
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preview to Chapter 4), 3C-SiC epitaxial layers can be grown on silicon-on-insulator (SOI) wafers.
The growth of 3C-SiC on SOI makes it possible to easily produce freestanding neural devices,
while 4H-SiC lacks this capability. Graphene electrodes insulated by a-SiC may provide an ultrathin and highly biocompatible device for INI use.

Table 1.2: Generations of all-SiC neural devices.
Generation
Material

1.6

Brief Detail

I

4H-SiC

Planar single ended electrodes. Used to establish fabrication
protocols.

II

4H-SiC

Planar single ended electrodes with varying electrode length.
Errors shown during electrochemical testing helped determine
non-ohmic contact pads.

III

4H-SiC

Planar single ended electrodes with varying geometrical surface
area (GSA). Electrochemical testing proved the all-SiC neural
device concept and resulted in a peer reviewed paper [81].

IV

4H-SiC & 3CSiC

Planar MEA for in-vitro experimentation and freestanding
neural probes for chronic in-vivo experimentation.

V

Graphene on
a-SiC

Ultra-thin neural probes. (Future work)

Chapter Summary
The overall hypothesis expressed in this dissertation is by reducing the heterogeneity of

the materials comprising present-day MEAs, the reliability issues suffered by MEAs can be
addressed and improved. SiC has demonstrated that it has properties that make it highly bio- and
hemocompatible in both in-vivo and in-vitro environments. While a semiconductor, SiC is in fact
a ceramic and extremely resistant to corrosion; thus, replacing metals and polymers with a
monolithic SiC device should mitigate the heterogeneous integration failures experienced with
present-day MEAs. In addition, SiC allows for the same processing techniques used to fabricate
Si based neural probes and microelectronics. Thus, it is an ideal material for use in INI devices.
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While 3C-SiC has proven to be the most suitable SiC polytype for neural interfacing, the MEAs
presented in this dissertation were first fabricated utilizing the readily available 4H-SiC polytype,
and later 3C-SiC.
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CHAPTER 2: SEMICONDUCTOR INTERFACES

2.1

Introduction
Understanding the physics of semiconductors is an important aspect of how the proposed

Silicon Carbide (SiC) neural devices function. This chapter thus offers a condensed view of key
aspects of semiconductor physics. Semiconductor physics is highly dependent of the physics of
the materials themselves [82]. Therefore, this chapter begins by discussing the difference between
solid state materials, the band gap of semiconductors, the physics of how charge carrying species
(electrons and holes) move within the material, how electrical current is passed and how pn
junction diodes operate. The last section of this chapter looks to give an overview of how the
semiconductor-electrode operates within an electrochemical environment. This final section
explores the electrode-electrolyte interface, electrode potential, and the theory of charge-transfer.

2.2

Semiconductor Basics
Solid-state materials can be separated into three categories: (1) insulators, (2)

semiconductors, and (3) conductors [83-86]. Insulators have relatively high resistivity, ρ (Ω-cm),
which is indicative of the fact that they strongly oppose the flow of electrical current. Conductors
are materials with relatively low resistivity, they readily allow for the flow of electrical current.
Semiconductors have electrical properties that are between that of an insulator and a conductor;
they are neither intrinsically an insulator nor a conductor but can switch between these two states,
which is why they are so useful.
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Table 2.1: Semiconductors as listed in the periodic table.
Group III
Group IV
Group V
(5)

(6)
Boron (B)

(7)
Carbon (C)

Nitrogen (N)

(13)
Aluminum (Al)

(14)

(31)
Gallium (Ga)

(32)
Germanium (Ge)

(33)
Arsenic (As)

(49)

(50)

(51)
Antimony (Sb)

Indium (In)

Silicon (Si)

Tin (Sn)

(15)
Phosphorus (P)

Table 2.1 lists several relevant elements that are commonly associated with
semiconductors, along with their associated number on the periodic table (top left of each cell).
Semiconducting materials may exist as either a single elemental material, such as silicon (Si) or
germanium (Ge), or they can exist as a compound composed of two or more elements (i.e. binary
compounds silicon carbide (SiC) or gallium-arsenide (GaAs)). SiC is a group IV-IV binary
semiconductor; both Si and C are found in group IV of the periodic table, hence, a group IV-IV
semiconductor naming convention.

2.2.1

Crystal Structure
Solid-state materials can appear in several forms based on the arrangement of their atoms.

Materials with their atoms arranged in a random order are referred to as amorphous (e.g.,
amorphous SiC or a-SiC). Monocrystalline, or simply crystalline semiconductors, have their atoms
arranged in a highly dense ordered three-dimensional arrays [82, 86]. Polycrystalline
semiconductors have atomically ordered structures (grains) in sections but lack long-range order.
Unlike monocrystalline materials, the arrangement of the atoms in polycrystalline materials differ
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between grains. The vast majority of semiconductor devices are fabricated from monocrystalline
semiconductors [86].

Figure 2.1: SiC crystals are composed of covalently bonded C and Si atoms. Four C atoms
are bonded to a Si atom (or, conversely four Si atoms bonded to a C atom, they are
equivalent). The tetrahedral molecule forms the basis of all SiC materials. Reprinted from
[58] with permission from Elsevier.

Numerous semiconductors have more than one crystalline structure. SiC has over 200
crystalline forms which are known as polytypes. Prevalent SiC polytypes are its only cubic
structure (3C-SiC) and two of its hexagonal crystalline structures (4H-SiC and 6H-SiC) [58, 87,
88]. SiC crystals are formed from covalently bonded tetrahedral Si and C atoms (Figure 2.1). These
atoms have a very high bond strength, which gives SiC its high chemical and mechanical stability
[58, 87]. The SiC tetrahedron, shown in Figure 2.1, is the primitive unit cell of SiC. Primitive cells
are an assembly of atoms that can be used to form an entire crystal [82]. The SiC tetrahedron exists
in two forms – one is rotated 180 degrees around the c-axis with respect to the other [58].

2.2.2

Energy Band Gap
To understand how electrical current flows within a semiconductor, one must first have a

grasp of electron movement within a crystalline material. Valence electrons are electrons found in
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the outer most orbital of an atom [83]. These electrons are responsible for a semiconductor’s
chemical reactions, the formation of compounds and their electrical conductivity. Each valence
electron occupies one of eight allowed energy states within an atom’s outer orbital for the case of
a group IV covalently bonded crystal. Si and C each have 4 valence electrons in their outer shells,
which occupy four of the possible eight available valence energy states, leaving behind four
unoccupied energy states. As previously mentioned, Si and C share their valence electrons
producing covalent bonds and forming a tetrahedral molecule (Figure 2.1); which forms the basis
of all SiC materials.
When atoms join to form a solid, such as SiC, modification within their valence-electron
energy states occurs [89]. This change initiates the formation of energy bands called the valence
and conduction bands. Energy bands consist of a large number of closely spaced energy levels
within the crystalline material [85]. The valence band consists of many of the lower atomic energy
states, while the conduction band can be found at higher energy levels then the valence band. At
low temperatures (i.e., as T= 0 K) and without the aid of external energy, the valence band is
completely filled with electrons, while no electrons can be found in the conduction band. The
valence and conduction bands are separated by a region known as the forbidden band or energy
band gap [83, 89]. The band gap region is an energy region where electrons cannot exist [82]. The
band gap energy, Eg, is equal to the energy difference between the lowest energy level within the
conduction band, known as the conduction band edge (Ec), and the highest energy level within the
valence band, valence band edge (Ev) [82, 85]. Energy is required for an electron to become excited
enough to move from the valence band into the higher energy level conduction band. The amount
of energy required is determined by the material’s Eg value. For reference Eg (Si) ~ 1.1 eV while
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for 4H-SiC it is 3.2 eV. Thus, SiC is referred to as a ‘wide band gap’ semiconductor similar to
diamond (Eg (C) ~ 5 eV).
Complete energy band diagrams of semiconductors can be rather complex [85]. Figure 2.2
shows sketches of simplified energy band diagrams for insulators, semiconductors, and
conductors. Energy band diagrams consists of the band edges (Ec and Ev), the Fermi energy
(discussed in 2.2.4 and related to semiconductor doping level), and the band gap. The bottom of
the valence and top of the conduction bands are not included in the band diagrams since no particle
exchange occurs there as these states are either fully empty (conduction band) or filled (valence
band).
Insulators (Figure 2.2a) have very large band gaps (i.e. SiO2 energy gap, Eg = 8 eV). For
insulators to conduct, an extremely high amount of energy is required for an electron to move from
the valence band into the conduction band, therefore, under normal conditions, insulators do not
conduct. The valence and conduction bands in conductors (Figure 2.2c) are either extremely
narrow or they often overlap, therefore, only a relatively small amount of energy is required for an
electron to be excited into the conduction band. Thus, making it very easy for a conductor to
transport electrical current.
Semiconductors have a narrower band gap region when compared to insulators (Figure
2.2b). Typical semiconductor band gaps range from 0.6 eV (germanium, the first commercial
electronics material) to Si (1.1 eV), to ~3 eV (GaN, 4H-SiC) and final semiconducting diamond
has an energy gap of ~5 eV) [84]. Unlike insulators, semiconductors do not require an extreme
amount of energy for an electron to move from the valence band into the conduction band. At
room temperature (300 K), there may be free electrons found within the conduction band of a
semiconductor already (for example ~1010 electrons/cm3 in Si).
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Figure 2.2: Simplified energy band diagram used to describe solid state materials. The
valence and conduction band edges are labeled, along with the fermi energy level. (a)
Insulators have an empty conduction band and filled valence band, with a high energy band
gap, Eg. (b) Semiconductors have an energy band gap that electrons can surmount if given
enough external energy, (i.e. thermal, photon energy, etc.). At room temperature (300 K)
some free electrons can be found in the conduction band, leaving behind holes (discussed in
2.2.3). (c) Conductors have conduction bands that often overlap which makes it easy for the
flow of electronic current.

Because of the different arrangements of Si and C atoms within the family of SiC crystals,
each SiC polytype displays their own unique fundamental electrical properties. The energy gap
and several other electrical properties (at 300 K) of Si and three of the most prevalent polytypes
of SiC are compared in Table 2.2. SiC has a large (wide) band gap as opposed to Si’s narrow
bandgap (~1.1 eV). Of the three listed SiC polytypes, 4H-SiC has the largest energy band gap, 3.2
eV, while 3C-SiC has the lowest, 2.3 eV [58, 90]. Devices fabricated from wide-bandgap
semiconductors can operate at much higher temperatures and voltages than those fabricated
utilizing narrow-band gap semiconductors [88]. These characteristics of wide-band gap
semiconductors are two of the motives for utilizing SiC over Si for the application of creating
single-material semiconductor-based neural devices.
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Table 2.2: Properties of three of the most prevalent polytypes of SiC compared with Si [58].
Property (at 300 K)

Si

3C-SiC

4H-SiC

6H-SiC

1.12

2.29

3.20

3.00

1 x 1010

1.5 x 10-1

5 x 10-9

1.6 x 10-6

Electron Mobility (cm2/V s)

1450

800

1000

600

Hole Mobility (cm2/V s)

470

40

115

100

Thermal conductivity (W/cm K)

1.49

3.7

3.6

3.6

Eg (eV)
Intrinsic carrier concentration (cm-3)

2.2.3

Semiconductor Free Carriers’ Properties
As temperature increases the available thermal energy within a semiconductor has an

increasing probability of exciting electrons, which causes the breakage of covalent bonds. The
breaking of a covalent bond releases a valence electron and leaves behind an empty state within
the valence band (Figure 2.3a) [89]. The electron now resides energetically within the conduction
band and is free to move around the crystal. The empty state left behind from the breakage of the
covalent bond is called a “hole”. Holes are not physical entities; however, holes are treated as the
opposite of an electron. Just as electrons are free to move around in the conduction band, holes are
free to move around the valence band. Hole movement in the valence band are associated with
electrons in the valence band moving from position to position to fill the hole, thus creating a new
hole in the electron’s former position (Figure 2.3b).
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Figure 2.3: Cartoon of carrier conduction in a semiconductor. (a) Bonding model
representation of an intrinsic crystalline semiconductor. Atoms share valence electrons to
complete their outer shell. As thermal energy increases covalent bonds may break, producing
a hole and free electron pair. (b) Holes can freely move within the valence band while
electrons are free to roam the entire crystal.

Both electrons and holes are charged carrying entities [89]. Electrons are negatively
charged, while holes, being the absence of negative charge, are treated as positively charged
particles [89]. Holes and electrons both carry a charge with a magnitude of q = 1.60 x 10-19
coulombs. These charged particles are responsible for carrying the current within a semiconductor.
The electron and hole mobility (µn and µp, respectively) and the intrinsic carrier concentrations of
Si and three of the most prevalent polytypes of SiC may be found in Table 2.2. As seen in the
table, electrons have a higher mobility than that of their hole counterparts, which becomes
important when discussing electrical current. The table shows that the intrinsic carrier
concentration and the number of electrons and holes within a pure semiconductor at 300 K, is
lower as the energy band gap increases. The number of electron-hole pairs at a given temperature
is highly sensitive to the energy band gap of the semiconductor. Equations 2.1 and 2.2 gives the
relationships between free electron (n), hole (p) and the intrinsic carrier (ni) concentration at
equilibrium.

𝒏 = 𝒑 = 𝒏𝒊 at equilibrium

(Equation 2.1)

𝒏 ∗ 𝒑 = 𝒏𝟐𝒊 at equilibrium

(Equation 2.2)
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2.2.4

Semiconductor Doping
Doping a semiconductor refers to incorporating small traces of impurity atoms called

“dopants” into a semiconductor’s crystalline structure. “Intrinsic” semiconductors refer to highly
pure semiconductors, their properties are native to the material and are not due to dopants [89].
Semiconductors that have been doped are referred to as “extrinsic” semiconductors. The addition
of dopants can have severe effects on the semiconductor’s structural and electrical properties [86,
91]. By adding a dopant to an intrinsically pure semiconductor, energy states are introduced in the
band gap, changing the conductivity of the material. The conductivity can change by factors of
thousands to millions [91]. Dopants can either be unintentionally or intentionally added during the
crystalline growth process. Normally dopants are intentionally added during the growth process to
increase the free carrier concentration within the semiconductor; high doping levels can give
semiconductors conductor/metallic-like properties and these are referred to as degenerate
semiconductors as they behave as semi-metals. This is an important property that is made use of
heavily in this research.
In the periodic table (Table 2.1), atoms found on the column to the right of a semiconductor
element can be used as a n-type dopant or donor atom, while elements found to the left can be used
as a p-type dopant or acceptor atom. Donor impurities increase the free concentration of electrons
within a semiconductor, while acceptors increase the free hole concentration. The acceptor
impurity concentration (NA) and the donor impurity concentration (ND) play a vital role in the
design of electronic devices using semiconductor materials.
Both Si and C are found in Group IV of the periodic table, therefore, Group III elements
can be used as p-type dopants for SiC. The Group III elements have 3 electrons in their outermost
shell, therefore, they can “give” holes to the valence band of a SiC crystal. Group V elements are
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used as n-type dopants for SiC. These elements have 5 electrons in their outermost shell and can
“give” electrons to the conduction band. Boron and aluminum are typically used as a p-type dopant
for SiC, and nitrogen or phosphorus as an n-type dopant [54]

Figure 2.4: Impurity levels in a semiconductor. (a) In n-doped semiconductors the donor
energy level is close to the conduction band. Electrons from the dopants can easily move into
the conduction band. (b) In a p-doped semiconductor, the acceptor energy level is close to
the valence bands. Electrons within the valence band are capable of easily moving from the
valence band to the dopant atoms, leaving behind holes capable of conducting electrical
current.

Figure 2.4 depicts the change in the energy band gap diagram associated with the
introduction of dopants into a semiconductor material. In an n-type semiconductor (Figure 2.4a),
the “extra” electrons found within the donor atoms do not require much energy to leave their
current energy state and move into the conduction band. Note that this process does not create
holes, thus the charge balance in the semiconductor is altered with there being a net negative
charge. In a p-type semiconductor (Figure 2.4b), the acceptor atoms require an electron to complete
their outer orbital. Electrons within the valence band require less energy to move from the valence
band into the states provided by the acceptor atoms than they require to move into the conduction
band. The electrons that have left the valence band leave behind holes, which are now capable of
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contributing to the semiconductors’ electrical conduction via hole current. In this case the net
charge in the semiconductor is positive.
The Fermi-Dirac distribution function (Equation 2.3) gives the probability that a given
energy state (E) will be occupied with an electron at a given temperature; EF is the Fermi energy,
kB = 8.62 x10-5 eV/K (Boltzmann’s constant) and T is temperature in degrees Kelvin [82]. The
Fermi function is a probability function (values between 0 and 1) and can only be used under
equilibrium conditions. The Fermi energy level (EF) is the energy point where the probability of
occupancy by an electron is exactly 50%, given by Equation 2.4. All states above EF have a low
probability of being filled with an electron, while all states above EF have a high probability of
being filled with an electron. The Fermi energy level is incorporated into the band diagram (Figure
2.2) and its position is a function of the doping density and doping type (acceptor or donor). The
position of EF in the band diagram helps determine which carrier concentration is in the majority.
A semiconductor with electrons as the majority carrier will have a EF that is positioned closer to
the conduction band. A semiconductor with holes as the majority carrier will have a EF that is
positioned closer to the valence band. The intrinsic Fermi energy (Ei) is typically close to the half
way mark between the conduction and valence band edges.

𝑭(𝑬) =

𝑭(𝑬𝑭 ) =

𝟏

𝟏
𝑬 −𝑬
𝟏+𝒆𝒙𝒑( 𝑭 𝑭 )
𝒌𝑩 𝑻
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(Equation 2.3)

𝑬−𝑬𝑭
)
𝒌𝑩 𝑻

𝟏+𝒆𝒙𝒑(

=

𝟏
𝟐

(Equation 2.4)

2.2.5

PN Junction Diode
Combining a semiconducting material with one or more solid state materials can produce

a variety of semiconductor devices. The simplest of these semiconductor devices are diodes.
Diodes are two-terminal devices that have the advantage of conducting current in primarily only
one direction. Diodes are key components in a wide range of electronic devices, such as lightemitting diodes (LED), transistors and solar cells.

Figure 2.5: The formation of a pn junction diode. (a) p-type and n-type semiconductor before
joining to form the junction. (b) Once a p-type and n-type intimately join, electrons and holes
near the junction diffuse to across the junction into their opposite region. This creates a space
charge/depletion region, which has an electric field built in. The electric field causes the
carriers to drift back into their original material (c) Equilibrium is achieved once the charge
redistribution is completed and the net total of carriers drifting, and diffusing is equal to zero.

The pn junction diode is conceivably the simplest form of a semiconductor device. The pn
diode is also a key component in the design of the proposed monolithic semiconductor devices. A
pn junction is created when both acceptor and donor dopants are intentionally added during the
crystalline growth, at separate times, creating two epitaxial layers; one-layer p-type and the other
layer n-type (Figure 2.5a). The junction where the p-type meets the n-type material is called the
pn junction. Before thermal equilibrium is reached at the junction, diffusion of the majority carriers
near the junction occurs at the interface (Figure 2.5b). Holes, which are the majority carriers of the
p-type zone, will diffuse into the n-type region. Similarly, electrons, the majority carriers of the n34

type zone, will diffuse into the p-type region. As the carriers diffuse, they leave behind ionized
acceptors and donors, creating an electric field at the junction. This field sweeps mobile carriers
from the junction, thus creating a space charge region, which causes the electrons and holes to drift
back into their original material. Both drift and diffusion of the holes and electrons occur until a
thermal equilibrium is attained. At equilibrium the diffusion and drift currents of holes and
electrons are balanced out, the net flow of carriers is equal to zero and net current flow is zero.
The space-charge region is also called the depletion region (Figure 2.5c) [92-94]. This
region found at the pn junction interface, it is an insulating region which is almost void of mobile
carriers. The electric field across the depletion region originates from a “built-in” potential
difference (Vbi). The built-in potential serves as an energy barrier - carriers need an energy of at
least q*Vbi to migrate across the junction. Equation 2.5 gives the formula for the built-in potential
for a pn diode at thermal equilibrium and without an external voltage being applied to the diode
[93]. At room temperature (kT/q) = 25 mV:

𝒌𝑻

𝑵𝑫 ∗𝑵𝑨

𝑽𝒃𝒊 = ( ) ∗ 𝒍𝒏 [
𝒒

𝒏𝟐𝒊

]

(Equation 2.5)

The formation of the pn junction creates band-bending in the energy band diagram (Figure
2.6). As previously discussed, a pn diode serves as a two-terminal device (Figure 2.6a). An external
voltage can be applied to the diode. Applying an external voltage to a diode is called biasing.
Biasing changes the potential difference across of the pn junction. The band diagram of a pn
junction diode at thermal equilibrium is shown in Figure 2.6b. At thermal equilibrium, no voltage
is applied to the pn diode and the Fermi energy is constant. For current to pass through the pn
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junction, a free charge carrier must have energy that is equal to or greater than the built-in potential
(E ≥ q*Vbi).

Figure 2.6: PN diode energy band vs. bias. (a) Sketch of a pn diode as a two-terminal device.
The cathodal end is connected to the n-doped material, while that anodal end is connected to
the p-doped material. (b) A pn junction band diagram under zero voltage. (c) PN junction
diode band diagram under forward bias. Under forward bias the barrier height decreases,
making it easier for carriers to diffuse across the junction. (d) PN junction diode under reverse
bias. Under reverse bias the barrier height increases, making it difficult for carriers to diffuse
across the junction. However, the built-in electric field also increases, allowing for increased
drift current which is the reverse leakage current in a PN diode.

A forward bias corresponds to a more positive voltage being applied to the p-type material
(anode), while a more negative voltage is applied to the n-type material (cathode). Figure 2.6c
shows the changes associated with applying a forward bias potential (VF) across a pn junction.
Under forward bias, the applied positive potential repels holes within the p-type material towards
the depletion region, similarly, the negative voltage applied to the n-type repels electrons towards
the depletion region. This causes the depletion region and the potential across the semiconductor
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to decrease. The total potential across the semiconductor becomes the sum of the built-in potential
minus the applied forward potential (Vbi-VF). As the applied voltage to the diode becomes larger,
the carriers will have enough energy to overcome the barrier and diffusion current will begin to
flow. The current moving through the pn junction involves minortiy carrier injection. Electrons,
minority carriers in p-type material, from the n-type region move through the junction into the ptype zone. The electrons proceed to move along the p-type material towards the positive terminal.
Conversely, holes, minority carriers of n-type material, from the p-type region move through the
junction into the n-type zone. The holes proceed to move along the n-type material towards the
negative terminal.
Reverse bias corresponds to a negative voltage being applied to the anode, and a positive
voltage being applied to the cathode. The positive voltage applied to the n-type material attracts
the electrons within the n-type material towards the positive terminal and away from the p-type
material. Similarly, the negative voltage applied to the p-type material attracts the holes away from
the n-type material. Figure 2.6d shows the changes to the band diagram associated with applying
a reverse bias potential (VR) across a pn junction. The net result of the movements of the charge
carriers is an increase in the depletion layer width. This results in an increase of the potential across
the pn diode. The total potential across the semiconductor becomes the sum of the built-in potential
minus the applied reverse potential (Vbi-VR). An increase in the potential creates a barrier that is
difficult for electrons/holes to move across the junction and thus turns off any diffusion current.
The current-voltage (IV) characteristcs of an ideal pn diode is shown on Figure 2.7. During
forward bias the depletion region begins to narrow, which allows for some carriers to pass through
the junction. Once enough voltage is applied to the diode, the diode “turns on”. The turn on point
of the diode is represented by a “knee” in the IV characteristic curve. Diffusion current flows
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readily once the diode turns on in the forward direction. Under reverse bias conditions there exists
a small amount of current leakage cause by the built-in electric field. At some voltage potential
(the breakdown voltage) the applied reverse bias voltage becomes high enough that it causes the
electrical break down of the pn junction. At the breakdown voltage the carriers can easily move
across the junction due to the large drift field, causing the diode to conduct very large amounts of
current. Breakdown occurs mainly because of three mechanisms: (1) thermal instability, (2)
tunneling, and (3) avalanche multiplication [93]. The mechanisms for break down are beyond the
scope of this dissertation and will not be discussed in detail.

Figure 2.7: The pn junction IV characteristic curve has several distinct features. In forward
bias the depletion region narrows allowing for some carrier to pass. Once enough voltage is
applied to the diode the diode turns on, this occurs around the “knee” of the IV curve. Under
reverse bias there is a small current leakage that flows due to drift current across the depletion
region. At high enough voltage the junction breaks down electrically. At break down the
diode conducts a very large current in the reverse direction. Thus, device operation between
the breakdown voltage and forward bias is the normal operating range of a diode which
blocks current in one direction while passing current in the other once the turn-on voltage has
been exceeded.
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2.2.6

Metal-Semiconductor Junction
A final semiconductor device that will be briefly discussed is the metal-semicondctor (MS)

junction. MS contacts play a vital role in virtually all solid-state devices, and in the development
of the proposed monolithic SiC neural device. MS contacts aid in carrying signals from the SiC
neural device, or from solid-state devices, to external devices. These contacts are capable of
behaving as either non-rectifying (ohmic contact) or a rectifying contacts (Schottky diodes).
Details of the solid-state physics of MS contacts is beyond the scope of this dissertation,
but will be briefly discussed. Briefly, when a metal comes into intimate contact with a
semiconductor (n-type or p-type), a barrier to current flow is formed at the interface [95]. Just as
in the case of a pn diode, the barrier can affect the flow of current within the diode. The height of
the barrier determines whether a MS contact behaves as an ohmic contact, such as a resistor, or a
rectifying contact, known as a Schottky contact. A high barrier indicates a Schottky device is in
play. For Schottky diodes, at thermal equilibrium the semiconductor becomes depleted at the MS
interface; the depleted region has a built in potential (Vbi) [95, 96]. Applying forward and reverse
bias to the Schottky diode decreases or increases the depletion region and the potential across the
junction, respectively.
For the application of using a MS contact to carry signals between devices, the contacts
should be Ohmic. Ohmic contacts have a relativly low barrier height and low impedance regardless
of biasing polaritity [97]. Electrical signals carried through low impedance contacts are capable of
traveling in both directions without the concern of signal rectification. This is essential as any
voltage drop across the contact represents a loss of signal transfer to the external circuit. As shown
in Figure 2.8, ohmic contacts follow Ohm’s law of V = I*R, where R is the electrical resistance,
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while schottky diodes do not. There exists significant signal recification with Schottky diodes
under reverse bias and some rectification under forward bias.

Figure 2.8: The schottky diode IV characteristic curve demonstrates the rectification of
current under both reverse and forward biasing. The Ohmic contact IV curve, shown for
comparison, displays a linear IV profile that follows Ohms law (V = I* R). For comparison
a Si pn diode turn-on voltage is ~0.7 V whereas a Si Schottky diode turn-on voltage is ~0.1V.
Thus less potential is needed to drive a Schottky diode into forward bias than a PN diode.

2.3

Electrode Electrochemical Interface
Electrochemistry is defined as a branch of chemistry in which the combination of chemical

and electrical activity within an electrolytic solution is studied. The electrical interactions between
neurons is a direct result of both electrical and chemical signals; therefore, the brain is an
electrochemical system. Understanding the interactions between a semiconductor-electrode and
the electrochemical system it is submerged into is of upmost importance when characterizing
neural devices. Whether the neural device behaves with a faradaic or non-faradaic characteristic
within an electrochemical environment has far reaching implications, especially when considering
stimulation electrodes.
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The charge transfer between the electrode and the electrochemical solution occurs at the
semiconductor-electrolyte interface (SEI). As previously stated, transport of charges, hence
electrical conduction, within the semiconductor occurs via the movement of electrons or holes.
Within an electrolytic solution, charge transport occurs via the movement of anions and cations.
The charge transfer across the SEI is carried out via a combination of ionic and electronic
conduction. The SEI is analogous to an electrical circuit that consists of a combination of resistors
and capacitors and is typically modelled using equivalent R’s and C’s.
Low impedance within the interface is critical in the design of electrodes for biomedical
applications [98]. To grasp the impedance of the electrode-electrolyte interface, fully
characterizing the chemical and electrical activity occurring at the interface is required. Techniques
that are typically used in the electrochemical characterization of neural probes are electrochemical
impedance spectroscopy (EIS) , cyclic voltammetry (CV), and voltage transient studies [10].

2.3.1

Model of Semiconductor Electrochemical Interface
The behavior of the SEI is of high importance to INI operation. It is within this area that

ionic currents from neuronal tissues communicate with the electron driven-currents of the
semiconductor device. When a semiconductor is placed within an electrolytic solution, a
thermodynamic equilibrium is established. The formation of the thermodynamic equilibrium of
the SEI is explained in detail in Krishnan (2007) [99]. An exchange between electrons near the
surface of the semiconductor electrode and ions in solution takes place. This leads to the formation
of a space charge region (SCR) at the surface of the semiconductor. The established SCR at the
SEI interface contains immobile dopant ions and is a function of the doping level of the
semiconductor. For an n-doped semiconductor, the depletion layer that arises is depleted of its
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majority mobile carriers (electrons) and contains positive fixed charges [99]. The SCR has a typical
width on the order of 100 nm for a heavily-doped semiconductor, therefore, it has a relatively large
capacitance since the capacitance, C, is inversely proportional to the SCR width [100].
In addition to the formation of the SCR on the semiconductor side of the SEI, additional
charged layers are formed on the electrolyte side. Ions within the solution that carry charges
opposite of the charge in the SCR are adsorbed onto the semiconductor’s surface. This planar sheet
of charged particles attracts a second sheet of ions of the opposite charge. The double layer of
charges is called the Helmholtz double layer (HL) [100]. With the first sheet of charges
representing the inner-HL (IHL) and the second sheet representing the outer-HL (OHL). The two
HLs essentially form a planar capacitor. The HL is in the approximate range of 3-5 Å, therefore it
has a larger capacitance than that of the SCR [100].
A third double layer is created near the SEI. The Gouy-Chapman layer (GL), or diffuse
layer, is a space charged region within the solution that follows immediately after the HL. The GL
is formed as a direct result of the excess charges on the surface of the semiconductor (the charges
within the IHL). The ions within the OHL are not sufficient enough to completely compensate for
the excess charges of the IHL, therefore an accumulation of mobile ions form near the OHL. As
the distance increases away from the SEI, the forces attracting the ions towards the surface
decreases and eventually the GL ends with the bulk solution, where the charges are balanced (i.e.,
non-polarized). Figure 2.9 provides a schematic overview of the different charged layers formed
with the interaction of a n-doped semiconductor electrode and an electrolytic solution.
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Figure 2.9: Schematic illustration of a n-type semiconductor-electrode interface (SEI). Near
the surface of the electrode a space charge region (SCR) is formed, where there is a zero-net
movement of charge. The Helmholtz layer (HL) contains anions that are either adsorbed or
electrostatically attracted onto the surface of the interface and solvated cations are then
attracted to the anions. The Gouy Layer (GL), or diffuse layer, contains mobile ions, mainly
cations. Beyond the GL is the bulk solution where anions and cations move freely with no
net polarization.

Reactions that occur at the SEI can either be capacitive or faradaic. Both types of reactions
are capable of injecting charges into the electrochemical system. Capacitive reactions involve the
charging and discharging of the capacitive double layers formed near the interface [10]. Faradaic
reactions involve the transfer of electrons between the electrode and the electrolyte. In addition, it
involves reduction and oxidation (redox) reactions. Capacitive-charge injection is more desirable
than faradaic charge injection. In an electrochemical system that undergoes faradaic charge
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injection the redox reaction has the possibility of creating or consuming chemical species, which
may have an adverse effect on the tissue and/or electrode[10]. Capacitive-charge injection does
not suffer from this effect.

2.3.2

Electrochemical Impedance Spectroscopy (EIS)
Electrochemical Impedance Spectroscopy (EIS) studies can provide data on electrode

impedance, and capacitance. In addition, EIS studies of a dielectric film can aid in the analysis of
the films electrical insulating properties. EIS measures the resultant electrical impedance and phase
angle of a circuit to an alternating current (ac) signal or voltage as a function of frequency [101,
102]. In the case of direct current (dc), where the signal frequency equals zero, resistance can be
defined by using Ohm’s Law (V=I*R). However, in the case where frequency is not equal to zero,
an analogous equation can be used involving device impedance:

𝑽𝝎 = 𝑰𝝎 ∗ 𝒁𝝎

(Equation 2.6)

In Equation 2.6, Vω and Iω are defined as frequency-dependent potential and current,
respectively, and Zω equates to the frequency-dependent electrical impedance. The impedance of
a device is the result of its resistance R, capacitance C and inductance L [103]. In a typical
electrochemical system, the electrolyte’s resistance, slow electrode kinetics, slow chemical
reactions, double layer capacitance and diffusion can all imped the flow of current and therefore,
are analogous to the impedance elements of an ac circuit [103]. Utilizing EIS analysis an equivalent
circuit of the SEI can be modeled based on the physical events which occur at the interface [104].
With an equivalent circuit, the electrode’s interaction within an electrochemical interface can be
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predicted when an external potential is applied. McCann and Badwal (1982) [104] give an in-depth
analysis on equivalent circuit analysis of SEI.
The impedance of the electrochemical system is measured by applying a small ac potential
and then measuring the resulting current through the cell. EIS measurements are typically
performed over a broad frequency range, <1 Hz to 105 Hz [10]. The measurements employ small
sinusoidal excitation signals, where the root mean square (RMS) magnitude of the excitation
source is usually kept at approximately 5-10 mV (generally does not exceed 50 mV) [10, 103].
The small amplitude allows for a pseudo-linear current response to be obtained at each frequency
and causes minimal perturbation of the electrochemical system [10, 103]. The resultant current
response to the ac potential will be a sinusoid function with the same frequency but with a phase
shift. The impedance of the system (Zω), is calculated and expressed in terms of a magnitude (|Z|)
and phase angle (θ).
There are three commonly used electrochemical setups utilized to perform electrochemical
measurements. These are the two, three and four electrode cell setups; which are used to excite,
measure, and analyze the electrochemical cell. Measurements performed in this dissertation
employed the commonly used three-electrode setup. The three electrodes are placed within an
electrochemical environment. For in-vitro studies the electrolytic solution classically used when
analyzing neural electrodes is phosphate buffered saline (PBS).
The three electrode setup consists of a reference electrode (RE), counter electrode (CE)
and a working electrode (WE) [105]. The WE is the electrode being investigated (in this case the
n+-doped SiC electrodes). The CE (typically graphite or platinum) is an electrode used to close the
current loop of the electrochemical cell. The RE (typically silver/silver chloride (Ag|AgCl)) is an
independent electrode used as a point of reference within the electrochemical cell. The RE
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maintains a constant/fixed potential during testing; this is accomplished by allowing little to no
current to flow through this electrode [106]. Current passes between the CE and the WE. The
potential of the WE is maintained with respect to the RE by adjusting the current being supplied
to the CE. The three-electrode setup allows for the measurements of potential changes of the WE
independent of changes which may occur at the CE. This isolation helps in the investigation of a
specific reaction to be studied with confidence and accuracy [106]. In the case of this dissertation,
the SiC electrode properties are being investigated.

Figure 2.10: A generic electrochemical impedance spectroscopy (EIS) bode plot. Two
graphs are plotted. The log of impedance magnitude |Z| vs. log of frequency (red curve) is
plotted alongside phase angle (θ) vs. log of frequency (blue curve). By utilizing both Bode
plots depicted, various circuit elements (R, C, or L) of the electrochemical cell can be
extrapolated to model the electrode electrical performance.

EIS measurements are typically displayed on either a Nyquist or a Bode Plot.
Measurements provided in this dissertation will be presented utilizing the Bode Plot format. The
Bode Plot format provides two plots (Figure 2.10). The first plot is a plot of the magnitude of the
of the impedance (|Z|) as a function of frequency. Both the magnitude and frequency are plotted in
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logarithmic scale. Plotting the frequency in log scale allows for a large range of frequencies to be
plotted, with each decade being given equal weight [103]. The second Bode Plot is the Bode phase
plot. The Bode phase plot is a semi-log plot, where the phase angle (θ) is plotted vs. the log of the
frequency. By utilizing both Bode plots, the various circuit elements of the electrochemical cell
can be extrapolated and used to electrically model the device.

2.3.3

Cyclic Voltammetry (CV)
Cyclic voltammetry (CV) is an electrochemical technique commonly used to investigate

the reduction and oxidation (redox) processes of molecular species [107]. CV identifies the
presence of redox reactions and provides information on the reactions reversibility. The
measurements also indicate the quantity of electroactive material on the electrode, as well as the
stability of the electrode.
A three-electrode setup is used during CV measurements. A voltage source is applied
between the WE and the CE while the potential between the RE and the WE is monitored. [10].
During a CV study the current at the WE is measured during a voltage scan. Voltage is linearly
swept between two values (Vi to Vf) at a fixed rate. Once the initial scan is complete a second scan
occurs in reverse (from Vf to Vi). This cycle can be repeated several times. CV responses are
extremely temperamental and are sensitive to variation in potential sweep rate, active recording
area and electrode’s surface roughness [10].
CV measurements are plotted on a graph known as a voltammogram (Figure 2.11). In a
cyclic voltammogram current is plotted as a function of a voltage sweep. The shape of the curve
provides a variety of information about the nature of the WE. A CV curve with an approximately
rectangular shape indicates that an electrode is exhibiting a double-layer capacitance [10]. A curve
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with similar features of Figure 2.11, with distinct peaks (Epc and Epa), is indicative of reduction
and oxidation reactions occurring. The more similar the two peaks, the more likely that the redox
reactions are completely reversible.

Figure 2.11: Generic cyclic voltammogram displaying reversible redox couple (at peaks Epc
and Epa) and their peak currents (ipc and ipa respectively). Epc is the cathodic peak where
reduction is occuring and Epa is the anodic peak where oxidation occurs. The presence of
these peaks typically indicates that reduction and oxidation reactions are occuring (i.e.,
Faradaic behavior). Public domain image adapted from [108].

The water electrolysis window, or water window, is the voltage limit over which water
does not undergo reduction and oxidation reactions. Once water becomes electrolyzed, the water
molecules decomposes into hydrogen and oxygen gas. The water window for platinum (Pt) and
iridium oxide (IrOx) versus Ag|AgCl reference electrode is typically -0.6 V to 0.8 V [10]. Standard
CV measurements are performed within the Pt/IrOx water window. Having a larger water window
increases the potential limit for avoiding irreversible reactions within the electrochemical
environment [10]. As a preview to this work, SiC electrodes have a much wider water window
which is advantageous, especially for stimulating electrodes in the brain.
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Electrode charge storage capacity (CSC) can be calculated from the CV curve. CSC is
important when using an electrode for stimulation purposes. The CSC of an electrode is a measure
of total amount of charge that an electrode has available to form a stimulation pulse [10]. Both the
cathodic (CSCc) and anodic (CSCa) charge storage capacities can be calculated from the
voltammogram. CSCc is calculated by taking the time integral of the cathodic current in a slowsweep rate (bottom half of the voltammogram). Similarly, the CSCa is calculated by taking the
time integral of the anodic current (top half of curve).

2.4

Semi-Metallic Electrodes via Degenerately Doped SiC
Utilizing the knowledge and information accumulated from previous sections of this

chapter, it becomes apparent that SiC neural devices can be fabricated. Semi-metallic like
electrodes can be fabricated by degenerately doping the SiC epilayer during the growth process.
The use of alternate polarity SiC, n-type grown on p-type SiC, creates a pn diode to provide
isolation between adjacent electrodes. a-SiC can serve as a conformal, top-side insulator coating
to prevent the electrochemical environment from shorting the pn diode. Figure 2.12 demonstrates
a cross sectional view of the proposed monolithic-SiC neural probe.

Figure 2.12: Cross sectional view of proposed all-SiC neural device probe. There are 4 semimetallic electrode mesas sharing the same probe shank. The neural probe takes advantage of
SiC semiconductor’s properties. Degeneratively doped SiC electrodes have semi-metallic
properties. PN junctions create isolations between adjacent electrodes. a-SiC is utilized as a
conformal top-side insulator preventing the shorting of the pn junctions.
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2.5

Chapter Summary
The semiconductors’ material properties presented in this chapter indicate that it may be

possible to construct INI devices by solely utilizing semiconductor materials. Semiconductors can
be grown to have either insulating or metallic-like properties. Degenerately doped semiconductors
offer the possibility of eliminating the need for metal electrode traces. Insulating semiconductor
films can replace polymer-based insulators used in present day devices. PN junctions can be used
to isolate individual electrodes on the same substrate.
However, there are several factors which limit the type of semiconductors that can be
reliably used to construct INI devices. In addition to the biocompatibility of the material used for
the construction of INI devices, the semiconductor must also have a wide band gap. The wide band
gap allows for the construction of pn diodes which will have a turn on voltage that is above the
operating limits of INI devices. As a chemically inert, highly biocompatible, wide-band gap
semiconductor, SiC seems to be an ideal candidate for INI applications. To fully characterize a
monolithic SiC INI device, electrochemical testing (EIS and CV) were performed and the results
will be presented in the following chapter (Chapter 3).
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CHAPTER 3: DEMONSTRATION OF A ROBUST ALL-SILICON
CARBIDE INTRACORTICAL NEURAL INTERFACE

3.1

Abstract
Intracortical neural interfaces (INI) have made impressive progress in recent years but still

display questionable long-term reliability. In this chapter we report on the development and
characterization of highly resilient monolithic silicon carbide (SiC) neural devices. SiC is a
physically robust, biocompatible, and chemically inert semiconductor. The device support was
micromachined from p-type 4H-SiC, with conductors created from n-type 4H-SiC, simultaneously
providing electrical isolation through the resulting pn junction. a-SiC was utilized as the top side
insulation, preventing shorting of the pn diode by the electrochemical environment. Electrodes
possessed geometric surface area (GSA) varying from 496 to 500k μm2. Electrical characterization
showed high-performance pn diode behavior, with typical turn-on voltages of ~2.3 V and reverse
bias leakage below 1 nArms. Current leakage between adjacent electrodes was ~7.5 nArms over a
voltage range of −50 V to 50 V. The devices interacted electrochemically with a purely capacitive
relationship at frequencies less than 10 kHz. Electrode impedance ranged from 675 ± 130 kΩ
(GSA = 496 µm2) to 46.5 ± 4.80 kΩ (GSA = 500k µm2). Since the monolithic SiC devices rely on
the integration of only robust and highly compatible SiC material, they offer a promising solution

The current chapter (Chapter 3) is based closely upon and adapted from the text and figures from a Material Research
Society Spring 2016 conference paper [109] and a peer-reviewed article [81]. Permission for use can be found in
Appendix A.
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to probe delamination and biological rejection often associated with the use of multiple materials
used in many current INI devices.

3.2

Introduction
Neuro-engineering is an emerging field which not only seeks to develop engineered

therapeutic treatments for a variety of nervous system injuries and disorders, but also looks to
understand the functionality of the nervous system. One promising application of neurotechnology
is the brain–machine interface (BMI) [7, 8, 15, 22, 110]. Many BMI systems target neuronal
electrophysiological signals which interact with signal transducing systems and processing
algorithms so they can control external electromechanical devices, such as computers or robotic
assistants/limbs [12]. Stimulating BMI systems have modulated the electrochemical environment
around neurons to inhibit their activity, as has been demonstrated for Parkinson’s, epilepsy, and
pain management; more recently they have been used to replace lost sensory information, as seen
with commercial implants like the Cochlear and Argus II [111-113]. Using BMI as a bi-directional
pathway between electrically active cells and an external device would provide an optimal
platform which could utilize closed-loop control, enabling adaptive therapeutic functionality and
providing full sensory response for robotic limb replacements.
While many BMI systems operate using noninvasive physiological interfaces, for example,
the electroencephalogram (EEG), invasive devices allow intimate contact with cellular
populations, thus increasing spatial and temporal resolution as well as signal-to-noise ratio (SNR).
The intracortical neural implant (INI) is an emerging technology which targets neurons in the
motor cortex but has also demonstrated applications in the sensory and visual cortex [7, 8]. INI
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can extract high-quality electrophysiological signals, such as action potentials for the control of
complicated external mechanical devices [13, 15].
Unlike current state-of-the-art implantable neural devices with macro-electrodes, e.g.,
deep-brain and spinal cord stimulators, cortical INI devices have experienced major issues which
have prevented their increased acceptance and use in clinical therapeutic applications. One of the
foremost problems is a questionable long-term reliability, which has manifested itself as signal
degradation leading to complete loss of device functionality [16-18]. The reliability issue has been
attributed to both biotic and abiotic sources. While many INI are initially tolerated by the brain
after surgical implantation, the inflammatory response progresses in a pattern akin to neural
degenerative diseases, silencing nearby neural signals and eventually encapsulating the device in
scar tissue [19, 20]. Abiotic mechanisms have been attributed to chemical interactions, such as
oxidation, leading to corrosion of the device material [26, 114, 115]. Water absorption has also
played a part and has been linked to physical degradation, swelling, delamination, and cracking in
multiple-material-layer devices [17, 26, 36, 39, 114]. These issues must be addressed with the goal
of extending the viability of these devices from only a few years to multiple decades so that they
can be sanctioned for widespread use in humans.
One approach to addressing abiotic mechanisms has been the materials required to
fabricate the INI [21]. Many state-of-the-art INI devices are constructed using stacks of multiple
materials, such as silicon (Si), titanium (Ti), platinum (Pt), parylene C, and polyimide [10, 22, 116,
117]. Not only must each material tolerate the biological environment without exacerbating the
inflammatory response, each of the materials used must physically withstand the environment as
well as interact well with each other. Our group believes an alternative material strategy may
address both issues simultaneously. The device would be constructed exclusively of one material
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which has a demonstrated track record of physical robustness, chemical inertness, and a great
degree of biological tolerance: crystalline silicon carbide (SiC) [57, 71, 73, 75, 78, 79, 118].
Additionally, the amorphous form of SiC (a-SiC) has also been demonstrated to be an effective
insulating coating which does not take up water and is very compatible with neural cells [65, 69,
73].
Here we report on the development, fabrication, and characterization of monolithic SiC
microelectrode arrays (MEAs). These arrays were composed completely of one material, SiC.
Hexagonal crystalline SiC (4H-SiC) served as both the substrate and conductive electrode
elements. Use of alternate polarity SiC, i.e., n- and p-type regions, creates a pn diode to provide
isolation within the substrate. a-SiC served as a conformal, top-side insulator coating to prevent the
electrochemical environment from shorting the pn diode. The idea behind an all-SiC device is the
concept that a single-material system would be inherently more robust since it does not rely on the
heterogeneous integration of multiple dissimilar materials. Another benefit is that SiC uses the
same well-established processing techniques developed within the silicon device industry.
Throughout the course of this research several generations of all-SiC MEAs were designed,
fabricated and tested. The development of four of these generations (Gen I, II, III and IV) are
reported in this chapter. Gens I and II helped established the fabrication protocols utilized to
develop the newer generation devices. The result of studies conducted from Gen III devices
demonstrated that all-SiC microelectrodes interacted with an electrochemical environment
primarily through capacitive mechanisms with an impedance comparable to gold electrodes.
Furthermore, while it cannot deliver charge as efficiently as other conventionally used
microelectrode materials, like iridium oxide, the expanded water window of SiC increases the
capacitive charge delivery to levels on par with that necessary to evoke physiological activity.
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3.3

Materials and Methods

3.3.1

All-SiC Device Fabrication Process
The all-SiC neural devices reported here were developed using standard semiconductor

device fabrication processes. SiC epitaxial wafers were grown at Linköping University
(Linköping, Sweden) via hot-wall chemical vapor deposition (CVD) [60, 119]. A ~5 µm thick,
low-doped (aluminum) p-type epitaxial layer of 4H-SiC was homoepitaxially grown on a quarter
wafer of 4° off-axis 4H-SiC (0001) [120]. The doping density of the p-type base epitaxial layer
was ~1 × 1016 cm−3. This was followed by the deposition of an opposite polarity 2.5 µm thick,
heavily doped (nitrogen) n+ film which is known to display semi-metallic conduction [120]. The
two layers formed a pn junction diode, which provided electrical isolation between adjacent
electrode mesa traces and offered minimal leakage current.
An insulating a-SiC film providing conformal surface insulation was deposited using a
PlasmaTherm model 730 Plasma-Enhanced Chemical Vapor Deposition (PECVD) system. The
plasma field frequency was set to 13.56 MHz, substrate temperature to 250 °C, and pressure to
900 mTorr. Silane (SiH4) and Methane (CH4) were used as the reactive gas species at flow rates
of 360 sccm and 12 sccm, respectively [73]. Argon (Ar) was used as the carrier gas with a flow
rate of 500 sccm. Kapton™ tape was placed on a blank Silicon (Si) companion wafer prior to aSiC deposition for thickness measurement of the deposited film using a Dektak D150 profilometer.
Figure 3.1a shows an image of the mask design used to produce Gen I and II all-SiC
electrodes. Figure 3.2b shows an image of the mask design used to produce the Gen III devices.
Gen I and II devices consisted of several single ended electrodes of varying length (4, 6, 8 and 10
mm), a 25 µm diameter active recording area, and several test diodes (concentric squares on mask).
Gen III devices consisted of single ended electrodes (top) and test structures (bottom). The test
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structures included pn diodes (concentric squares), schottky diodes (concentric diamonds; used to
verify that ohmic contact has been achieved) and resistors of varying widths and lengths.

(a)

(b)
(c)
Figure 3.1: All-SiC planar device used for electrical and electrochemical testing. (a) Gens. I
& II mask composite image (left) consists of a 3-layer mask set. The mask consists of several
single ended electrodes of varying length (4, 6, 8 and 10 mm) and a 25 µm diameter active
recording area (the recording tip and contact pad cross sections are shown on the middleright) and several test diodes (concentric squares on mask, their cross section is shown on the
top-right). (b) Gen III mask consists of single-ended electrodes (top) with various recording
areas (diameters of 25, 50, 100, 400, and 800 µm) and test structures (bottom) consisting of
pn diodes and mesa resistors of various length and width. An optical micrograph of fabricated
all-SiC single-ended electrodes, with 100 µm diameter active recording sites, is provided
(top-right). Bright areas are windows in the a-SiC insulator. (c) One end of the all-SiC
interdigitated electrode (IDE) showing a metal contact pad (top) and a portion of the two
interdigitated 50 µm wide mesas of n+ on p base layer with a pitch of 25 µm.
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The first two generations of devices (Gen I and II) was used in the development of the
fabrication sequence to realize the all-SiC microelectrode devices. The fabrication sequence used
is outlined in Figure 3.2. The details of the fabrication process have been refined between the
development of Gen II and Gen III devices, thus differences between the two will be clearly stated.
The as-grown p–n+ epiwafer surfaces were first prepared for photo-lithography using standard
silicon wafer cleaning methods. A solvent clean was followed by a standard RCA cleaning
procedure to further remove organics from the wafer’s surface [121]. The wafers were then surface
treated with O2 plasma at 50 W for 5 min. to remove any additional surface contaminants. This
step was followed by the removal of any native oxides formed on the surface via the use of a 1
min hydrogen-fluoride (HF) dip (50:1 concentration of DI water to 70% HF), and finally a
dehydration bake at 250 °C for 5 min.
The epiwafer surface was functionalized with HMDS (Hexamethyldisilazane
Microchemicals GmBH, Ulm, Germany). AZ-12XT-20PL (Microchemicals GmBH), a positive
photoresist, was used to coat the wafer via a spin coater at speeds between 1200-1500 RPM for 50
seconds; This slow spin speed condition resulted in a film thickness of roughly 13–18 µm. This
step was immediately followed by a soft bake at 110 °C for 3 min. The photoresist was patterned
by UV exposure (210 mJ/cm2) using a Quintel Mask Aligner. The post exposure bake (PEB) was
performed on a hotplate at 90 °C for 1 min following a one hour long ambient soak to inhibit
bubble formation within the resist. The resist was developed using the AZ300 developer
(Microchemicals GmBH).
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Figure 3.2: Fabrication flow for creating 4H-all-SiC devices using standard Si processing
techniques. AZ-12XT-20PL (Microchemicals GmBH), a positive photoresist, was utilized
for all patterning steps. DRIE was used to etch 3 µm of the n+-doped epilayer, ensuring pbase layer exposure and n+-conductive trace isolation. PECVD was used to deposit 200 nm of
the insulating a-SiC. RIE was used to open windows through the a-SiC layer for the active
recording tips and the contact pads. RF sputtering and a liftoff process were used to deposit
metal for the contact pad. The metal contacts were annealed to insure an ohmic contact.

The thick photoresist layer allowed for the Adixen AMS 100 deep reactive ion etcher
(DRIE) to etch through 3 µm of the n+-doped SiC-epilayer, ensuring p-base layer exposure and n+conductive trace isolation. The DRIE environment is highly harsh, therefore the thick photoresist layer
was needed to etch through the highly chemically resilient SiC layer of the wafer before the photoresist
was depleted. The DRIE etched at an approximate rate of 1 µm per minute of 4H-SiC with a 0.5:1
mask selectivity (i.e., for every 0.5 µm of SiC removed 1.0 µm of resist was consumed). The etch
recipe used was as follows: 10 sccm of O2, 90 sccm of SF6, chamber pressure set to 7.6 x 10-3 mbar,
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sample holder temperature and power set to -20 °C and 550 W, respectively, and source RF power set
to 1800 W. Residual photoresist post-etch was stripped using a standard solvent clean, followed by a
5 min O2 plasma clean. To further remove any residual photoresist the samples were soaked for 5 min
in a Piranha solution (3:1 ratio of H2SO4:H2O2), this was followed by a HF dip, and 5 min. dehydration
bake at 250 °C.
The samples were then placed in the PECVD chamber for the deposition of 200 nm of a-SiC
as previously described. After deposition AZ-12XT was used to define windows in the a-SiC film,
thus allowing access to the contact pads for device packaging, as well as to expose the active
recording sites. The resist was coated onto the samples at a speed of 2000 RPM for 50 s, and
immediately soft baked at 110 °C for 3 min. Spinning at a faster RPM resulted in a thinner resist
layer, which did not require a rest period between exposure and PEB, as was seen with the earlier
thicker electrode lithographic process. The photoresist was patterned using the Quintel Mask
Aligner, PEB was performed for 1 min at 90 °C and the resist was developed using AZ300. The
windows were then opened by removing the exposed a-SiC layer via reactive ion etching (RIE) in
a PlasmaTherm etcher. The process gases used for the RIE steps were 37 sccm of CF4 and 13 sccm of
O2. The process ran for 210 s, with a power of 200 W and pressure of 50 mTorr. The formed window
recesses were ~210 nm deep as measured via stylus profilometry.
High-quality ohmic contacts are necessary to transfer signals to and from the
semiconductor and the external circuitry [120]. For the Gen II devices, the samples were first
coated with a layer of lift-off resist ((LOR10B MicroChem Corp., Westborough, MA, USA), spun
at 2000 RPM for 50 s, followed by a soft bake for 10 min at 170 °C. A layer of AZ-12XT was then
coated on top of the LOR (spun at 2000 RPM for 50 s), this was followed by a soft bake at 110 °C
for 3 min. The samples were patterned and developed, as previously described. For Gen I devices
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a thin film of titanium (Ti) followed by a layer of platinum (Pt) were deposited in sequence via RF
sputtering and without breaking vacuum. For Gen II devices, the Ti/Pt stack as replaced with a Ti
and gold (Au) stack. The top Au layer was instituted to aid with wire bonding of the devices to
external circuitry. Liftoff of the unwanted metal and photoresist were performed by soaking the
samples in a Microposit™ Remover 1165 bath. Post liftoff, the samples where cleaned with a
solvent clean, followed by an O2 plasma clean. The contacts were annealed in a rapid thermal
processor (RTP) using a two-step annealing process: 500 °C for 600 s followed by annealing at
850 °C for 90 s, with a ramp rate of 20 °C/s.
For the Gen III and IV devices, the process to create metal contact pads was optimized to
improve device electrical connectivity. The metal lift-off process was defined using a two-layer
photoresist step as follows: A 2 µm thick film of LOR was deposited, followed by 5 µm of AZ12XT. Once exposed to UV and developed, a thin film of Ti, followed by nickel (Ni), was
deposited in sequence via RF sputtering without breaking vacuum. Post deposition, liftoff was
performed in a Microposit™ Remover 1165 bath and the samples were cleaned as previously
reported. The contacts were then annealed in a RTP at 1000 °C for 30 s to form a Ti/Ni silicide
(creating the necessary ohmic contact). A secondary metal lift-off process was performed using Ti and
Au deposited onto the annealed Ti/Ni stack (to aid with wire bonding). Liftoff was then performed.
The samples were cleaned, and the final metal stack was annealed at 450 °C for 30 min and ohmic
contact was confirmed via IV measurements.
Two categories of Gen IV devices were fabricated; a 60-channel planar MEA for in-vitro
studies (Figure 3.3a) and free-standing Michigan-style implantable all-SiC neural probes (Figure
3.3b) to be used for in-vivo studies. The Gen IV devices followed the same fabrication techniques
employed for the Gen III devices. For the in-vitro MEA devices, glass breakout boards were
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constructed alongside the all-SiC MEA device. The services of Modelithics, Inc were used to wirebond the MEA devices onto the glass breakout boards (Figure 3.3a top-right). In addition, medical
grade circular housings were glued over the MEA devices to house the neural cells and cell media
during in-vitro studies (Figure 3.3a bottom-right).
The implantable neural probes consist of 16 n+-doped traces of varying lengths, each of the
traces are 10 µm wide and have an active recording tip diameter of 15 µm. At the time of writing
this dissertation, the neural probes have yet to be completed. The probes followed the same
fabrication techniques previously discussed, however, additional fabrication steps must be
implemented to create the free standing neural devices. First, a DRIE step will be used to define
the geometry of the probes by etching through the p+-doped base layer and the underlying undoped
layer. The additional DRIE step will utilize a Ni hard, which allows for a longer etch process. The
process to develop the Ni hard-mask follows steps utilized for previous metal liftoff processes. A
thicker layer of Ni (~1 µm) will be deposited. The DRIE etches at an approximate 1 µm per minute
with a 23:1 selectivity (i.e., for every 23 µm of SiC removed 1.0 µm of the Ni mask was consumed).
To aid with the release of the fabricated devices from the 4H-SiC substrate, the backside of the
4H-SiC substrate will be thinned (lapped) down until the wafer is ~50 um thick. To free the neural
devices from the thinned down wafer, a DRIE etch will be implemented to blanket etch the
remaining backside of the wafer.
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(a)

(b)
Figure 3.3: Generation IV fabricated all-SiC neural devices. (a) Mask composite image (left)
consists of a 3-layer mask set for the in-vitro MEA devices. The mask consists of sixty 10
µm wide electrode traces with a 15 µm diameter active recording area (micrograph image of
the electrode traces shown middle-right). The MEAs were wire-bonded to glass breakout
boards (top-right). Post wire-bonding, a circular housing was glued onto the device for the
containment of neural cells and cell media. The completed device is shown on bottom-right.
(b) Fabricated all-SiC neural implants on a 4H-SiC wafer (Left). The probe definition etch
has not been completed and the individual probes have yet to be separated from the wafer. A
single probe (outlined in red) is a 16-channel Michigan Style all-SiC neural probe with holes
through the contact pads which allow for connection to an 18-pin Omnetics connector
(Omnetics Connector Corp., Minneapolis MN). A graphic representation of the probes is
shown on the right. The probe contains 16 n+-doped traces of varying length and 10 µm width.
Each electrode has an active recording tip with a 15 µm diameter.
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3.3.2

All-SiC Evaluation Devices
All electrodes fabricated for Gens I and II were of a single sized width (50 µm) with a 25

µm recording tip diameter, however, they varied in lead lengths (4, 6, 8 and 10 mm). The first two
generation of devices (Gen I and II) were constructed to establish whether trace length significantly
affected the overall electrical impedance of the electrode. In addition to trace length, it has been
shown that the geometrical (GSA) of an electrode can be an important factor in the electrode’s
overall performance [10]. Therefore, Gen III devices were designed with 20 single-ended planar
electrodes with different recording tip diameters (25, 50, 100, 400, and 800 µm) to extract
performance as a function of GSA, as shown in Figure 3.1b. Four (4) planar electrodes of each
GSA were fabricated per die. All electrodes had the same lead wire (i.e., the n+-doped mesa) length
of 3.5 mm and were ~3 µm thick and 50 µm wide.
An important consideration for any electrical device is signal leakage and cross-talk
between traces. While many of the INI devices use an insulating material as the basis for metal
trace isolation, the semiconductor properties of our single crystal material allow for the use of pn
junction isolation to serve this function. Furthermore, the surface coating of a-SiC prevents the pdoped substrate and n-doped trace regions from being shorted together when immersed in
electrolytic media. To evaluate the efficacy of this insulation strategy, interdigitated electrode
(IDE) devices (Figure 3.1c) were fabricated to evaluate the insulating properties and reliability of
the a-SiC coating and pn isolation between adjacent traces. The IDE devices consisted of two
electrodes which were 50 µm wide and 3 µm high. Each of the electrodes contained 22 digits with
a length of 1 mm and were spaced 100 µm away from adjacent digits. Both electrodes were fitted
within each other at a spacing (pitch) of 25 µm, with a total enclosed interaction length between
both electrodes of 4.5 cm.
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3.3.3

SiC Doping and PN Isolation Evaluation
The doping density of the conductive electrode layer was extracted via characterization of

a Schottky diode using the method described by Schroder [122]. Briefly, capacitance/voltage
(C/V) and current/voltage measurements (IV) were used on the epitaxial stack prior to device
fabrication. An LEI 2017b Mercury (Hg) Probe (Lehighton Electronics, Inc., Lehighton, PA, USA)
created a Schottky junction when the Hg came into contact with the top n+ epitaxial layer of the
wafer. The Hg probe is equipped with a Schottky dot diameter of 0.64 mm and a 3.81 mm diameter
Hg return contact. IV measurements were initially performed, sweeping the voltage from −5 V to
+5 V at a rate of 0.5 V/s with a Keithley 2400 SourceMeter (Tektronix, Inc., Beaverton, OR, USA)
to extract the forward bias turn-on voltage of the Schottky diode. C/V measurements were then
made using a Keithley 590 CV Analyzer (Tektronix, Inc.) The C/V measurements were performed
by sweeping the voltage from reverse bias to within 1 V of zero Schottky junction bias.
Measurements were taken at a frequency of 1 MHz and at a rate of 150 mV/s. The C/V
measurements were then used to calculate doping density.
As previously described, pn junctions formed during 4H-SiC epitaxial growth were used
to provide electrical isolation between electrodes. PN diodes characteristically pass current in only
one direction after a potential is provided, known as the turn-on voltage, while they resist current
flow in the opposite direction until a second potential is achieved, known as the reverse breakdown
voltage. IV measurements were performed to establish the turn-on potential, characteristic reverse
leakage current, and reverse breakdown voltage. PN diode test devices were included on the allSiC single-ended electrode die (concentric square in Figures 3.1a and 3.1b) consisting of a square,
n-doped epilayer mesa with a metal contact which was surrounded by a second metal contact to
the p-doped base epilayer separated by 10 µm. The Keithley 2400 SourceMeter was used to
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facilitate IV measurements from potential limits of −20 V to +5 V at a rate of 0.5 V/s. The turn-on
voltage was estimated by plotting current versus voltage on a semi-logarithmic current scale and
extrapolating the linear forward current to where it intersects the voltage axis. The reverse
breakdown voltage occurs at the point where the diode’s current increases rapidly with the applied
reverse voltage. For comparative purposes we used the voltage at which 1 nA of reverse current
flow was observed as our quantitative measure of reverse breakdown voltage. The reverse leakage
current was estimated from the root mean square (RMS) of the current between the turn-on and
breakdown potentials.
The IDE devices (Figure 3.1c) were evaluated to examine the isolation between distinct
n+-doped conductor traces. In this case, complete isolation consisted of two back-to-back pn
junction diodes, both requiring large biases to surpass their turn on voltage (typically >2V for 4HSiC). The IDEs were characterized using the Keithley 2400 SourceMeter. IV measurements were
performed from potential limits of −50 to +50 V at a rate of 5 V/s. Device failure was marked
using the same criteria as used for the junction diode evaluation. A total of 20 IDE structures were
tested.

3.3.4

Electrochemical Characterization of 4H-SiC Material
All electrochemical evaluations were performed in phosphate-buffered solution (PBS) of

composition 137 mMol NaCl, 27 mMol KCl, 100 mMol Na2HPO4, and 17.6 nMol KH2PO4. The
pH was titrated using HCl to reach 7.4 pH. All measurements were taken at laboratory temperature
of ~22 °C. A model 604E Series Electrochemical Analyzer/ Workstation (CH Instruments Inc.,
Austin, TX, USA) and vendor-provided software were used to characterize the 4H-SiC electrodes
using cyclic voltammetry (CV) and electrochemical impedance spectroscopy (EIS). A three-
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electrode system was used consisting of a 127 µm diameter, ~5 cm wide Pt wire (A-M Systems,
Sequim, WA, USA), a 5 cm long Ag|AgCl reference electrode of 254 µm diameter, and the allSiC electrode working electrode.
The EIS and CV measurements were performed on four (4) die containing 20 electrodes of
five different sizes (N = 16 for each electrode size). EIS measurements consisted of the application of
a 10-mV root mean square (rms) sinusoidal wave at a frequency range between 0.1 Hz and 100
KHz and recording of the returned current response 12 times per decade. A circuit model
representation for the 4H-SiC electrochemical interface was selected from [123, 124] as a basis
for interpreting electrochemical impedance spectroscopy data. This model was used in ZSimpWin
software (Amtek Scientific Instruments Inc., Austin, TX, USA) in an iteration mode to calculate
values for the circuit components.
The initial CV measurement started at the open circuit potential, swept to the negative
potential of −0.6 V at a rate of 50 mV/s, reversed direction to the positive potential of 0.8 V, and
returned to the negative potential, repeating the cycle three times. The potential limits of −0.6 to
0.8 V, which correspond to the limits reported for Pt, were chosen to allow direct comparison with
previously published results [10, 125]. A second CV measurement was performed using the same
boundary conditions, but the potential limit was widened 0.1 V after each complete scan. Once it
was noticed that the onset of a large current occurred, which was a typical marker of water
electrolysis, that potential became that electrode’s extended limit. The sweeps were performed
until both oxidation and reduction potential limits were established, after which the final three CV
sweeps were performed.
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3.4

Results

3.4.1

Device Characterization
Electrical device characterizations were performed to test the characteristics of the 4H-SiC

material and the formed pn junction. Initially, capacitance versus voltage measurements of
Schottky contacts to the n+ conductor layer was performed, which verified that the doping on the
n+ epi layer was on the order of 3.45 × 1018 cm−3. This was consistent with our epi-doping estimates
of ~3 × 1018 cm−3 from prior growth runs using the same level of intentional nitrogen doping [109].
Typical doping of the p-type base epitaxial layer was ~1 × 1016 cm−3. Figure 3.4a displays a semilog IV plot from a selected pn junction diode. The pn diode measurements showed a highperforming pn diode with a typical turn-on voltage of ~2.3 V and a reverse bias leakage that fell
below our equipment limit of less than 1 nA. The turn-on voltage value is comparable to values
reported in the literature [120, 126, 127].
The n+–p–n+ junction, which isolate adjacent leads through the substrate, was also tested
by repeating the IV measurements using the contact pad of one device to the contact pad of its
neighboring device. This test helped demonstrate the effectiveness of the n–p–n junction in
isolating individual electrodes (and devices) from one another. These measurements were
performed under dry (air) conditions at a voltage range of −50 to +50 V. Figure 3.4b shows that
the n–pn diode has a slight current leakage of less than 7.5 nArms over the measured voltage range.
Of the 20 IDE devices tested (Figure 3.4c), only 2 demonstrated a significant current flow
at the turn-on potential for the junction diodes (+2.3 V) and 4 IDEs showed current flow at cathodic
potentials between −16 V to −50 V. The remaining 14 forward-biased electrodes continued to
block currents to at least −50 V. Under reverse bias, 5 IDEs experienced leakage currents of more
than 1 nA between 6 V to 35 V, while the remaining 15 continued to block up to +50 V.
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(a)

(b)

(c)
Figure 3.4: All-SiC device electrical characterization. The electrical properties of the device
were first tested by performing current vs. voltage (IV) measurements on the fabricated test
structures. (a) IV measurements were performed over a range of −20 V to +5 V on the pn
diodes post fabrication. The results, shown on a semi-log plot, demonstrate a typical forwardbiased turn-on voltage of ~2.3 V and a leakage current well below 1 nA out to −20 V. (b)
Conductive trace mesa isolation measurements via IV sweeping from −50 to +50 V in air. Note
that the long pn junctions provided excellent isolation with a slight current leakage of less than
7.5 nArms over the measured voltage range. (c) Histogram from the insulation/isolation
measurements performed on 20 IDE structures of Figure 3.1c. IV characterization for 20 IDE
devices were taken from −50 V to +50 V. Of the 20 devices, only 2 showed significant current
flow at the pn junction’s turn-on voltage (+2.3 V), while 4 IDEs showed current flow at
cathodic potentials between −16 V to −50 V and the remaining 14 continued to block to at
least −50 V. Under reverse bias conditions, 5 IDEs experienced leakage current between +6 V
to +35 V, while the remaining 15 continued to block up to +50 V.

68

3.4.2

Electrochemical Characterization
Electrochemical measurements were performed on Gen I electrodes in 7.4 pH aerated PBS.

The results, first reported in Bernardin et al. (2016) [109], established that trace length did not
significantly affect the overall electrical impedance of the SiC electrodes. Gen III devices were
fabricated to test the effect that GSA may have on electrode impedance. The results from the EIS
measurements performed on Gen III 4H-SiC electrodes are shown in Figure 3.5a. The electrode
interaction with the electrolyte displayed a nearly purely capacitive characteristic at frequencies
less than 10 KHz, as is displayed by the phase angle of ~80° for the electrodes with less than 7.85K
µm2 geometrical surface area. Another notable trend was that the impedance decreased with an
increase in electrode area. Figure 3.5b displays the impedance and phase obtained from the
electrodes when measured at 1 KHz, the frequency associated with the action potential associated
with cortical neural processes. The smallest electrode (496 µm2) had an average impedance of 675
± 130 KΩ, which decreased to 46.5 ± 4.80 KΩ for the largest, 500K µm2 area electrodes. The trend
lines added to the graph show a relative linearity associated with all the electrodes.
The inset in Figure 3.5a shows the circuit model which was used in the ZSimpWin software
to predict the impedance response similar to the data obtained from our actual electrodes. The
circuit model consists of the Helmholtz double-layer capacitance (CH) and Faradaic resistance (RF)
normally seen in a Randles circuit model, but includes an additional component exclusive to
semiconductors [123, 124]. The additional component models the capacitance of the space charge
region (CSC) and the accompanying charging component corresponding to the speed of the change
in surface state (RSS and CSS). These components are directly derived from the
metal/semiconductor junction. At this interface the interaction of the electrolyte and
semiconductor leads to the fixation of the Fermi level and a bending of the conduction and valence

69

energy bands which, in turn, drive the semiconductor surface into depletion. The Faradaic
impedance (RF) started near 1 GΩ for the largest electrode, increasing to approximately 6 GΩ for
the smallest electrodes. The Helmholtz double capacitance (CH) was on the order of 3 nC for the
large-scale electrodes and approached 0.5 nC for the smallest electrodes tested. The surface state
resistance (RSS) was in the hundreds of kΩ for the smallest electrodes and only in the tens of kΩ
for the largest electrodes.

(a)

(b)
(c)
Figure 3.5: (a) Electrochemical impedance spectroscopy (EIS) performed on 4H-SiC
electrodes of varying geometrical surface areas (GSA). The error bars represent the standard
deviation. The inset shows the basic circuit model which produced an impedance profile
which was similar to that which was obtained in experimental investigation. (b) A box and
whiskers plot for the impedance and phase of the 4H-SiC electrodes at the frequency of 1
kHz across the 5 tested areas. The mean impedance and phase is represented with a dot. (c)
The value of the space charge capacitance (CSC) obtained through the electrochemical
modeling of the EIS for the 4H-SiC electrodes divided by the geometric surface area of each
electrode. All tests were performed in PBS that was naturally aerated (i.e., no N2/Ar gas
bubbling to remove dissolved O2) and possessed a pH of 7.4.
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Figure 3.6a displays select representative CV curves for each of the electrodes reported in
this study taken across the potential water limit for Pt (-0.6 to 0.8 V). Figure 3.6b, on the other
hand, shows select curves using the extended water window (-2.0 to 2.8 V) from the all-SiC
electrodes. Both micrographs demonstrate a decrease in the hysteresis cycle when the area is
decreased. Once again, CV data supports a dominant capacitive interaction mechanism with the
electrolytic ions. The current remains constant for the CV sweep, until it nears the potential limit
on either side of the test. At this point, the charge potential is reversed, leading to a large influx of
current which follows the resistor-capacitor (RC) charging process. After the charging, the current
once again remains constant until the next potential ramp shift.

(a)

(b)

Figure 3.6: (a) CV plot showing a single curve from the cyclic voltammetry evaluation of a
select 4H-SiC electrode. The curves were bounded at the potentials typically used for
platinum or iridium electrodes of −0.6 V and +0.8 V. The inset shows detail for the three
smallest electrodes. (b) A plot of the second CV curve from a select electrode. The ramp rate
was the same as for (a), but the potential limits were extended to the onset of a large current
flux. All tests were performed in PBS that was naturally aerated (i.e., no application of gas
bubbling) and possessed a pH of 7.4.
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While many of the devices produced curves that were strictly capacitive, a few of the
electrodes show increased Faradaic oxidation currents. These oxidation reactions were noticed
exclusively on the tests where the potential limits were being evaluated, and an example can be
seen in Figure 3.6b on the 7.85k µm2 area electrode. A second observation was that the coupled
reduction current was not present on the same electrodes. While these electrodes posed an
electrochemical difference, the overall interaction was relatively consistent. This is seen in the
variability lower than 5% for the potential limits. The cathodic potential limit was observed to be
−1.98 ± 0.08 V while the anodic limit was 2.77 ± 0.07 V.
The difference between the electrodes is more apparent when evaluating the overall charge
storage capacity (CSC) and charge delivered per phase. Table 1 displays the mean and standard
deviation (in parenthesis) of the mean for all the tested electrodes. The table displays CSC for both
the standard platinum water window and the expanded SiC water window. The electrodes once
again demonstrate a simple area relationship. The smaller electrodes have the largest values for
CSC, which decreases with the increase in area. The largest electrodes deliver the largest amount
of charge per phase, which decreases with a decrease in area.
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Table 3.1: Cathodic and anodic charge storage capacity (CSC) and charge per phase.*
Cathodic
GSA
(µm2)

502,651

125,663

7854

1964

491

Charge Storage Capacity
(mC/cm2)
−0.6 to 0.8 V

−2.0 to 2.8 V

4.38 × 10−3

8.00 × 10−2

−4

Anodic

Charge Per Phase (nC)
−0.6 to 0.8 V −2.0 to 2.8 V
22

380

Charge Storage Capacity
(mC/cm2)

Charge Per Phase (nC)

−0.6 to 0.8 V

−2.0 to 2.8 V

−0.6 to 0.8 V

−2.0 to 2.8 V

3.70 × 10−3

0.257

18.4

1340

−5

(1.24 × 10 )

(0.644)

(0.625)

(0.642)

(4.81 × 10 )

(0.52)

(0.242)

(0.520)

1.18 × 10−2

8.61 × 10−2

14.8

108

7.02 × 10−3

0.115

8.82

144

(1.42 × 10−3)

(1.60 × 10−2)

(1.78)

(20.1)

(2.9 × 10−4)

(2.28 × 10−2)

(0.369)

(28.7)

2.98 × 10−2

1.01

2.34

79.5

6.22 × 10−2

1.29

4.89

102

−3

−3

(2.60 × 10 )

(0.185)

(0.204)

(14.5)

(3.10 × 10 )

(0.113)

(0.244)

(8.87)

6.46 × 10−2

1.51

1.27

29.6

0.177

1.37

3.48

27

(2.07 × 10−3)

(0.167)

(4.06 × 10−2)

(3.27)

(9.22 × 10−3)

(0.187)

(0.181)

(3.66)

0.194

5.53

0.953

30.4

0.406

5.42

2.00

41.7

(0.666)

(0.109)

(3.81)

−3

(5.67 × 10 )

(1.38)

−2

(2.78 × 10 )

(6.63)

−2

(2.22 × 10 )

* data displayed for both the standard Pt water window as well as for the water window empirically derived for SiC. Standard
deviation of the mean is shown in parentheses.
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3.5

Discussion
Both the neuroscience and biomedical communities have been focused on improving the

overall reliability of implantable microelectrode systems. Complications have been demonstrated
to arise from both biotic and abiotic mechanisms. Biotic systems have been connected to the
inflammatory response, which has been linked to material modulus mismatch and foreign body
response, resulting in a tissue response on par with neural degeneration [49, 128, 129]. Material
degeneration, oxidation, water absorption, swelling, stress fractures, and delamination have all
been associated with abiotic mechanisms [17, 30, 35, 36, 130].
For many implantable neural interface (INI) devices, the electrical interaction with the
physiological environment has been an electrode. While electrodes are in their simplest form
devices composed of at least one conductive material and one insulating material, overall device
reliability remains complicated. The fact that the device needs to be fabricated from at least two
different materials raises concern regarding dissimilar material surface interaction in order to
minimize delamination [17, 131-133]. The materials are constantly exposed to a harsh, oxidizing
environment with large variation in pH, which has required a careful evaluation of chemical
resistivity to avoid degeneration and production of chemical species which are toxic or
exacerbation of the inflammatory response [128, 134]. Another consideration has been the
characterization of the electrochemical interface, where Faradaic reactions have required careful
consideration to avoid the generation of harmful reactive species and hydrogen/oxygen gasses
[135, 136]. Finally, a recent focus has been on material hardness and flexibility as there has been
evidence showing that a mismatch between the mechanics of the material and soft tissues which
are in constant micromotion has generated additional biological damage [129, 130, 137]. For
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clarity it should be noted that the all-SiC concept presented here does not address the micromotion
issue.
While conductors and insulators are normally the materials of choice for electrode
fabrication, another class of materials, semiconductors, offers an interesting fabrication
methodology that allows electrode construction from a single-material system. The advantage of
this method is that delamination is highly improbable. Semiconductors, unlike conductors, require
a certain amount of applied potential to promote electrons from the valence band, over the
forbidden energy band gap and into the conduction band where they can move freely; however,
while this energy level is much smaller than that required for insulators, it still is much larger than
the potential found in neuronal signals. This issue has been solved by the fact that semiconductors
have been modified into a much more conductive state through the addition of atoms into their
crystalline matrix, referred to as dopants. Unlike traditional metallic conductors, these dopant
atoms enable conduction through either the donation of an electron into the conduction band of
the semiconductor, thus producing n-type “electron-rich” material, or by accepting valence band
electrons, thus creating “holes” to create a p-type, or positively charged, semiconductor. By
switching the dopant type (donors for n-type or acceptors for p-type) during semiconductor
growth, a junction is created between the n- and p-type materials. At this PN junction, electrons
from the n side diffuse to the p side, while holes from the p side of the junction diffuse in the
opposite direction. This creates a region devoid of mobile carriers which then blocks the flow of
further mobile charge carriers. This rectifying junction thus blocks current flow and only through
the application of a bias potential, called forward bias, may appreciable diffusion current flow
again. In a silicon PN diode this potential is ~0.7 V, whereas in 4H-SiC it is ~2.3 V. Thus, a wide-
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bandgap semiconductor is advantageous since the diode remains in its off state at considerably
higher potentials.
Semiconductor junction electrode isolation was demonstrated in the Utah intracortical
array, now known as the Blackrock microelectrode array [138, 139]. Although the feasibility of
the method was demonstrated, p-dopant thermo-migration shorted multiple electrodes together and
a large surface contamination required silicon dioxide surface passivation. One important factor
which was mentioned concerned stimulation. At voltages above 0.7 V, the silicon junction forward
turn-on voltage, the diode turned on and injected current into the substrate, thus shorting all of the
electrodes together. Later reports have shown that silicon and its related material derivatives (SiO2
and Si3N4) have been connected to chronic neuroinflammation, most likely due to chemical
reactivity and physical modulus mismatch [16-18, 140]. Many other semiconductor materials
demonstrate traits that would not allow their use in reliable INIs, such as gallium arsenide, and
have demonstrated biological toxicity [141]. Diamond and gallium nitride have demonstrated
elements of anodic oxidation and subsequent material corrosion [142, 143]. Boron nitride has
demonstrated an extremely low electron mobility, leading to increased resistivity and signal
attenuation [144]. While these issues from many semiconductor materials limit their ability for use
in INI applications, one semiconductor material, silicon carbide (SiC), appears ideally suited for
reasons which will now be explained.
Silicon carbide is a semiconductor which possesses extreme resistance to corrosive
chemistries, experiences only limited oxidation, and has demonstrated no appreciable toxicity
[145-148]. We have demonstrated that hexagonal silicon carbide junction isolation electrode
devices have a much higher forward bias turn-on potential than Si (2.3 V vs 0.7 V). The Utah
microelectrode array was driven into forward bias conditions during the application of anodic
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potential stimulation, at levels of nominally ~0.8 V, which ensures that the device remains within
the safe water window for Pt. While our device used a similar junction isolation technique, there
are major differences which enhanced our successful application of a single-material electrode.
First, our electrodes are composed of heavily doped n-type 4H-SiC, while our substrate is lightly
doped p-type 4H-SiC, which forms the junction isolation bias. The 4H-SiC device isolation would
actively pass minority carrier current into the substrate with cathodic stimulation greater than −2.3
V, which thus represents the upper limit in applied bias. This junction configuration also required
the application of potentials well in excess of 50 V to bias the junction into reverse breakdown.
While 5 electrodes (25%) demonstrated a failure to sufficiently block reverse potentials between
6 V and 50 V and demonstrated significant breakdown current, this failure was well above the
anodic water window of 2.8 V. Therefore, we conclude the possibility of device failure due to
anodic bias to be very small.
It was noticed that the devices were not functioning in the same way as reported in the Utah
investigation once the turn-on potential was reached. Application of cathodic potential to the IDE
electrodes revealed that only two (2) demonstrated a significant current flow at potentials above −2.3
V, the turn-on potential for the junction diodes. Only 4 more electrodes showed current flow, and
that happened at cathodic potentials between −16 V and −50 V. The remaining 14 forward-biased
electrodes continued to block current to at least −50 V. At forward junction potential, the current
was offered two parallel pathways. One was a large surface area, essentially the entire 2dimensional contact area enclosed within the electrode and the trace added together, with a very
short length that connected to the entire device surface area of the n-type substrate. The second path
consisted of a surface area composed of the 5 µm thick p-type layer and the length of one side of the
electrode (1 mm). The spacing between the electrodes was 100 µm. The substrate provides a good
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sink (<1 Ω resistance) which is more favorable than the pathway to the neighboring adjacent
electrodes (>10 KΩ resistivity). Of course, the further away the electrodes are, the greater the signal
attenuation. Unfortunately, one issue exists with injecting current into the substrate in that it is
potentially in contact with the electrochemical environment. The substrate would have to be totally
encapsulated in a-SiC to safely operate (i.e., the backside and edge of the device would need to be
coated with a-SiC).
It should be noted that while our device is constructed from a single material, SiC, it was
not a single piece of material. a-SiC has demonstrated excellent insulating capability, both in vitro
and in vivo, and does not allow diffusion of metal ions (Na, K, Fe) as has been observed with SiO2
[69, 149]. The a-SiC coating that we chose was extremely thin, at ~200 nm, increasing the chance
to reduce its insulating properties, which would potentially short both sides of the junction diode
together. A thicker insulating film can be used in next-generation devices. We have shown that the
pn junctions provide excellent substrate isolation, but this single junction isolation showed issues
20–30% of the time. The solution to both issues would be to bury the n+ conductor layer under a
p-type epitaxial layer and then form an n+ conductive via through the p-type film to the device
surface by use of ion implantation, which is a common process step in SiC power electronic
devices. An added benefit of this increase in complexity would be that this could add active
negative bias on the innermost layer, thus ensuring a counter bias against an active junction [150].
Many commonly used electrode materials use dual mechanisms to exchange charge within
an electrochemical environment. These materials have a Faradaic element, wherein the charge is
transferred through a surface oxidation or reduction reaction [151-153]. Materials that rely heavily
on this charge transfer mechanism are the noble metals and iridium oxide (IrOx). The secondary
method is through capacitive means, normally due to the absorption of water—which is an
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excellent insulator—across the surface of the electrode; this essentially leads to a separation of the
charged ions in the electrolyte and electrons in the electrode, giving rise to a parallel plate
capacitance [154]. Titanium nitride (TiN) and carbon materials have been associated with this
capacitive mechanism to transfer charge [155-157]. With materials that primarily rely on
capacitive charge transfer, large surface areas are desired to achieve increased charge transfer.
Electrochemical characterization for Gen II devices displayed abnormal results for many
of the electrodes. EIS and CV data for these devices indicated high impedance and high noise input
(especially at low frequencies). It was determined that this was a result of improper annealing of
the contact pads. The annealed Ti/Au metal stack used for Gen II devices did not provide proper
ohmic contacts required to inhibit signal rectification. The Ti/Au metal stack and anneal process
did not result in the creation of a silicide or alloy, which is necessary for ohmic contact at the metal
semiconductor interface. It was determined that 4H-SiC requires a rather complex metal stack and
annealing procedure (the Ti/Ni/Ti/Au metal stack and annealing procedure used in Gen III and
newer devices). Of the Gen I devices tested one device contained electrodes which functioned
properly. Though there was a low number of electrodes population for statistical analysis (N of 4
per electrode length), the data collected from this device helped establish that the electrodes length
played a relatively small role in its impedance. Additionally, the functioning electrodes evaluated
only 25 µm diameter electrodes. These electrodes demonstrated a capacitive interaction with little
Faradaic activity while within an electrochemical environment [109]. This study demonstrated that
4H-SiC fits the same electrochemical model as reported for semiconductor electrodes [99, 124].
For the Gen III devices, five all-SiC electrodes of increasing geometrical surface area, via
doubling electrode diameter from 25 to 800 µm (200 µm was left out to save real estate), were
characterized electrochemically in PBS. 4H-SiC is extremely chemically resistant, only possessing
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limited surface oxidation for Faradaic chemical electron transfer, thereby increasing overall
impedance and resulting in a reduced current transfer path. Instead, SiC demonstrated charge
transfer through a parallel capacitive pathway. Unlike metallic conductors which rely mainly on
double-layer capacitance for charge transfer, semiconductors possess an additional capacitive
element. Charged ions on the surface of the semiconductor form a Schottky barrier, where the
Fermi energy level equalizes, resulting in bending of the valence and conduction bands. Just as
with the junction diode, majority carriers deplete through electron-hole annihilation, resulting in
the presence of a space charge region [99, 124]. This space charge region creates a large distance
between the semiconductor bulk charge and the ions on the surface when compared with the double
layer, leading to much smaller capacitances. At levels of doping below 1019 cm−3, the space charge
capacitance, which is in series with the double-layer capacitance, dominates the overall electrode
capacitance [99, 124].
Electrochemical characterization allowed us to evaluate the electrical functionality for the
various 4H-SiC electrodes with respect to area. The electrochemical impedance of 4H-SiC
electrodes versus geometric surface area, obtained at a frequency of 1 kHz, has been indicated in
the box plots displayed in Figure 3.5b. The semiconductor electrochemical circuit model described
earlier was used to calculate the resistive and capacitive elements for the electrodes, and the space
charge capacitance and double-layer capacitance are displayed in Figure 3.5c. The overall
resistance of the electrodes, modeling the electron exchange through chemical interaction between
the electrode surface and the ionic media, increases exponentially with increasing surface area.
This finding is in line with chemical reactions which are surface limited.
The differences between the two capacitive elements show that our devices possessed
irregularities that need to be investigated. While the double-layer capacitance showed that an
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increase in capacitance accompanied increasing area, the capacitance associated with the space
charge, or depletion, region of the semiconductor does not show an appreciable increase with
surface area but stays nearly constant. Close examination of the electrodes with 7.85K µm2 or less
showed an increasing capacitance with increasing surface area, while the electrodes of 125K µm2
or greater showed an inverse relationship. The static capacitance has also been displayed through
individual CV micrographs where Figure 3.6a showed an increasing current saturation for each
electrode size, from smallest to largest. However, Figure 3.6b shows that electrodes larger than
125 K µm2 surface area possess nearly the same level of current saturation throughout the potential
ramp. If the Helmholtz double-layer capacitance increases with surface area, and the potential rate
remains the same, the lack of increased current associated with increased electrode diameter could
be attributed to an issue with the space charge capacitance (CSC). Research has indicated that
increasing Schottky interface area does not change depletion depth, but instead leads to increased
effects due to edge effects [158-160]. Additionally, while fringing effects usually increase the
effective capacitance, resistive shunts are formed at the edge of Schottky barriers which effectively
reduce current [160]. It should also be noted that decreased capacitance has been reported due to
crystalline defects [161]. Epitaxial growth defects known as carrots (or comet trails) defects, island
growth, and step bunching have been directly associated with Schottky rectification [162]. Although
reported defect densities are low for 4H-SiC (10–20 per cm2), our large-area electrodes increase the
chance of containing at least one defect per device. To overcome some of these issues, doubletrench isolation, consisting of multiple layers of alternating p- and n-type material, along with the
addition of semi-insulating or intrinsic layers around the devices could provide additional leakage
isolation and guard rings to counter edge effects [150]. As with all solutions, the process would
require additional device complexity, with additional epitaxial growth stages, masking, and
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processing stages. However, it would also allow one additional benefit in that the double-trenched
electrodes would not require an external a-SiC coating, making the device truly monolithic,
composed of a single crystalline material, eliminating the possibility of insulation delamination
altogether.
Microelectrode neural implantation devices normally have electrodes with areas in the
thousands of µm2, or even smaller. Issues were discovered with the 4H-SiC electrodes with
geometric area larger than 8000 µm2 used as comparison when evaluating the capabilities of these
electrodes concerning cathodic charge storage capacity (CSCc). The CSCc for 4H-SiC electrodes
with a potential limit of −0.6 V was 64 µC/cm2 for electrodes of 7854 µm2 area, increasing to 194
µC/cm2 for 490 µm2. Increasing the potential window to −2.0 V, the CSCc was 1.51 mC/cm2 for
an area of 7854 µm2 and 5.53 mC/cm2 for a 490 µm2 area. Comparatively, these electrodes
demonstrate charge storage comparable to that reported for Pt electrodes (0.8–1.6 mC/cm2 for
6500 µm2) [163], and only slightly lower than that reported for TiN (2.47 mC/cm2 for 4000 µm2)
[164]. 4H-SiC has demonstrated an electrochemical interaction dominated through capacitive electron
transfer, much like TiN. Materials like poly(3,4-ethylenedioxythiophene) (PEDOT) (11.4 mC/cm2 for
4000 µm2) [165], activated iridium oxide (AIROF) (24.0 mC/cm2 for 1000 µm2) [166], and
electrodeposited iridium oxide (EIROF) (48.7 mC/cm2 for 385 µm2) [69] achieve electron transfer
through Faradaic chemical reaction mechanisms, leading to larger CSCc values exceeding
capacitive 4H-SiC by at least a factor of 10.
However, there are many improvements that can be made to put SiC on a slightly better
stimulation footing. The first is to increase the doping density. A boron-doped diamond coating (2 ×
1021 cm−3) was used on a 5000 µm2 area electrode with a CSCc of 10 mC/cm2, which is comparable
to the value reported for PEDOT [167]. The increased charge storage required multiple
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improvements, but 4H-SiC can use the same methods. Like 4H-SiC, the diamond required an
extended potential of −2 to 1.5 V to increase its capacitive charge delivery. An increase in the
doping levels of 4H-SiC to at least 1020 cm−3 will decrease the resistance of the electrode through
an increase of majority charge carriers. The hole mobility of boron p-type doping in diamond was
50 cm2/Vs at 300 K for 1021 cm−3 [168]. Achieving a doping level of 1020 cm−3, an order of
magnitude lower, would be more realistic for 4H-SiC as it requires ion implantation and subsequent
dopant activation to achieve levels of doping above 1019 cm−3. The electron mobility for n-type 4HSiC would be comparable to the reported level for diamond, around 30 to 50 cm2/Vs [169]. The
diamond reported in [167] was highly nanostructured, producing a large increase in surface area.
The SiC electrodes reported here were relatively flat. Many methods have been reported that can
increase the surface area of SiC, like the formation of surface nanostructures or creating a more
porous surface [170-172]. However, as has been demonstrated with the large-area electrodes,
increasing the surface area of SiC may not produce a straightforward increase in electrochemical
interaction and would require more investigation.
A 4H-SiC electrode composed of a single crystal semiconductor, n-type semi-metallic
material grown on a p-type base, has been demonstrated and the suitability of this material system
for biological utilization has been reported. 4H-SiC interacts within an electrochemical
environment primarily through a capacitive mechanism, dominated by a Schottky depletion
capacitance instead of the classic double-layer capacitance. Additionally, the two-layer doping
junction provided excellent, low-leakage isolation through the substrate, superior to that
demonstrated by silicon devices. It is interesting to note that while PN junction isolation did
perform as expected, there is the possibility of AC signal coupling across the junction for large
signal amplitudes if the junction is not DC biased into reverse bias. Since we are able to control
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the potential between the p base layer and the n+ semi-metallic layer (and, thus, the electrochemical
environment) such that the PN diodes are in reverse bias, we do not anticipate that this will be an
issue, but it certainly is an important issue that must be accounted for during device operation.
Finally, the impedance of the material is comparable to those of many of the noble metals, like
gold and platinum, but the charge storage capacity was lower than those of commonly used
materials like iridium oxide and PEDOT. The electrodes have demonstrated adequate functionality
and should be able to interact within the physiological environment and interface with electrically
active tissue and cells.
Preliminary in-vitro studies of the fabricated Gen IV devices resulted in failure of the aSiC insulating film. Performing X-ray photoelectron spectroscopy (XPS) on the deposited a-SiC
films indicated that the failure was due to a failure in the PECVD system. The PECVD system
deposited a diamond like carbon film, which delaminated within the electrochemical environment.
This unfortunate turn of events delayed all in-vitro experiments.
The all-SiC implantable devices (Figure 3.3b) were also affected by the deposition of the
diamond like carbon film. Part of the film did not immediately delaminate from the device’s
surface within the PBS solution, therefore it had to be physically removed using the RIE etch
process. The RIE etches away the film, but also etches the 4H-SiC epilayer (though at an extremely
low etch rate), this resulted in a uneven (rough) surface. Once the erroneous film was stripped off
from the wafer, a new source of a-SiC film had to be secured to continue with the project. New aSiC deposition occurred through a collaboration with researchers at the Nanoscience Institute for
Medical and Engineering Technology (NIMET) at the University of Florida (UF), Gainesville, FL.
Post a-SiC re-deposition, the wafer had to be reworked. The release of the fabricated neural
devices, on the top epilayers, from the bulk substrate will be discussed in the following chapter
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(Chapter 4). Chronic in-vivo experiments are scheduled as part of the future work and will be
discussed in detail in a later chapter (Chapter 5).

3.6

Chapter Summary
Several monolithic all-SiC MEA devices have been fabricated, where 4H-SiC served as

the base (substrate), as well as the conducting traces (electrodes) of the device, while a-SiC was
used as the insulating layer. Conventional silicon photolithographic processing techniques where
employed in the design and fabrication of the all-SiC device. Electrical testing of the p–n+ junction
demonstrated that the 4H-SiC device can block a forward-biased voltage up to 2.3 V and a reverse
voltage of more than 10 V. Furthermore, electrochemical results show that the 4H-SiC
microelectrodes interact with an electrochemical environment primarily through capacitive
mechanisms and have impedance comparable to that of gold electrodes. However, the 4H-SiC
devices cannot deliver charge as efficiently as other conventionally used microelectrode materials,
such as iridium oxide. Using the already established silicon processing techniques, a variety of
different forms of monolithic SiC neural devices are possible such as MI style single-shank planar
neural probes (in development). All studies and data collected thus far indicate that the monolithic
SiC neural device can aid in the advancement of chronic INI use in clinical settings. However, to
demonstrate a fully functional INI device, further studies must be performed. Future work includes
conducting accelerated aging experiments with our all-SiC device to test the performance and
stability of the insulating a-SiC film. This future study will evaluate whether our insulator adheres
to the all-SiC device or delaminates under physiological conditions. In addition, extensive in vivo
studies will be conducted utilizing the fabricated Gen IV neural devices to determine the extent to
which the neural probes will function post implant.
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CHAPTER 4: 3C-SiC INTRACORTICAL NEURAL INTERFACE

4.1

Introduction
In the previous chapter (Chapter III) the fabrication and electrochemical testing of

monolithic SiC INI devices was presented. The devices presented were fabricated using the 4HSiC polytype. 4H-SiC wafers are commercially available and are typically ~400 µm thick. As
previously reported (section 3.3.1), a ~5 µm thick p-type epitaxial layer was grown on a 4H-SiC
wafer, followed by the growth of a ~2.5 µm thick n-type epitaxial layer. Thus, the wafers (or dies)
being processed to make the monolithic devices reported here has a thickness of ~400 µm.
In addition to the large thickness of 4H-SiC epiwafers, the 4H-SiC wafer lacks an etch stop
for any etching processes, such as DRIE and RIE. Additionally, it is challenging to produce
freestanding INI devices which ideally have a thickness from 5-15 µm for neural interface
applications. Typical DRIE etch rates for SiC, as discussed in the previous chapter, are around 1
µm/min and the mask selectivity is poor. No wet chemical etching is available to etch the backside
of the 4H-SiC wafer. Thus, the only practical way to thin the wafer is via backside lapping which
is a process available in the SiC industry but difficult to implement in a university setting due to
the extreme hardness of SiC. If lapping is available, the strategy is to lap the wafer to a reasonable
thickness (~50 µm). This step would then be followed by an additional DRIE step to separate the
fabricated devices from the remaining backside wafer. Etching the backside without an etch stop
layer may lead to over etching of the thin p-type substrate layer. Therefore, during the probe
definition etch an additional ~20-50 µm of the topside of the bulk wafer is etched (which is more
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than the ~7.5 µm necessary to etch through the epitaxial layers and into the underlying substrate).
Therefore, the resulting freestanding device can be up to ~50 µm thick, which include the devices
fabricated on the epitaxial layers and the remaining backside layer which was not completely
etched off. Figure 4.2 shows a cross sectional view of the 4H-SiC wafer after it has been thinned
down and before the final DRIE release step. An objective of this research is to fabricate devices
which are extremely thin and extremely resilient. Though 4H-SiC has shown that it is resilient,
there are currently no simple fabrication methods of creating thin freestanding structures by using
these bulk SiC wafers.

Figure 4.1: Cross sectional view of a 4H-SiC bulk wafer in preparation for the release of
four-freestanding neural probes. The devices were fabricated on n++ on p-type epitaxial layers
as described in Chapter 3. With no etch stop layer, ~25 µm of the top side of the bulk layer
is etched into to prevent accidental etching of the p-type epitaxial layer. Approximately, ~325
µm of the backside of the bulk wafer is lapped down. An additional, ~50 µm must be removed
via DRIE to produce the free-standing devices.

A possible solution to fabricating thin monolithic SiC INI devices is to use the cubic
polytype of SiC (i.e., 3C-SiC). Studies conducted on different polytypes indicate that 3C-SiC is
more biocompatible than its 4H-SiC counterpart [79]. Additionally, 3C-SiC has the added benefit
of being grown directly on a Si substrate. This makes it more affordable to produce 3C-SiC
epilayer devices compared to 4H-SiC (Si wafers are much less expensive than bulk 4H-SiC
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wafers). The Si substrate may also serve as an etch stop layer and as a possible solution for creating
freestanding devices. However, to release the 3C-SiC devices from the Si substrate, the Si must be
etched either by DRIE or a wet chemical solution of potassium hydroxide (KOH). The wet Si etch
process can take over several hours and, often, the resulting devices have a rough backside surface
morphology which can cause issues when implanted into the brain.
However, it is possible to utilize the silicon-on-insulator (SOI) technology used in
semiconductor manufacturing. SOI is a semiconductor structure in which a monocrystalline layer
of Si is separated from the bulk Si substrate by an insulating (oxide) layer (Figure 4.2) [173]. SOI
wafers are commercially available and the thickness of the top Si and insulating layers vary
depending on the application. Utilizing a thin monocrystalline Si layer can provide a seed layer for
the heteroepitaxial growth of 3C-SiC [174]. Growing 3C-SiC on SOI provides the additional
benefit of an oxide etch-stop layer for etching processes, since SiO2 and SiC etch recipes are quite
different. Additionally, it provides a manufacturing friendly approach to create freestanding allSiC INI devices. Placing the processed wafer in HF dissolves the oxide layer, thus leaving thin
freestanding 3C-SiC devices.

Figure 4.2: Graphic representation of a silicon-on-insulator (SOI) substrate. SOI is a
semiconductor structure in which a thin single crystal layer of Si is separated from the bulk
Si substrate by a thin insulating layer. The thin Si layer may serve as a seeding layer for the
epitaxial growth of 3C-SiC. These are commercially available with varying seed and insulator
layer thickness, in addition to Si doping density and polarity (n or p type).
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This chapter serves as an introduction to the fabrication and initial testing of all-SiC neural
probes which utilized 3C-SiC epitaxial layers grown on both Si and SOI substrates. Growth on
bulk Si was performed in parallel with SOI to compare the resulting device performance for future
optimization. Fabrication protocols and preliminary tests results will be presented. The 3C-SiC
devices presented here are part of the Gen IV devices. The devices utilized the same mask set used
for the 4H-SiC implants.

4.2

3C-SiC INI Probe Fabrication Process
Monolithic 3C-SiC devices were fabricated utilizing the same processing scheme as the

4H-SiC devices fabricated in Chapter 3 (differences in the fabrication processes will be clearly
stated for clarity). Five (5) 150 mm (4 inch) 3C-SiC epiwafers were provided by Dr. Francesco La
Via of the National Research Council of Italy - Institute for Microelectronics and Microsystems
(CNR-IMM) in Catania, Italy. The 3C-SiC epitaxial wafers were grown via hot-wall CVD in an
LPE reactor. The first epiwafer (Wafer 1) had a highly doped n-region (n++) on a lightly doped ptype base, the epitaxial layers were grown on SOI. Wafer 2 was grown with the same doping
profile; however, the 3C-SiC layers were grown on bulk Si. Wafer 3 consisted of a highly doped,
but lower than used for the previous wafers, n-region (n+) on a p-type base, which was also grown
on a Si substrate. Wafer 4 consisted of a p+-region grown on an n-type base grown on a SOI
substrate. Wafer 5 was highly stressed and fractured into many small pieces and was used for
process development purposes only.
Due to the failure of the local PECVD system to produce a stable insulating film with the
Gen IV 4H-SiC implants and MEAs, a-SiC was deposited by researchers in NIMET at the
University of Florida (UF) in Gainesville, FL. Their PECVD deposited a-SiC films were used as
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the insulating film for the 3C-SiC devices reported here. The process used to deposit the a-SiC
film is as follows: The plasma field frequency was set to 13.56 MHz, substrate temperature to 300
°C, and pressure to 900 mTorr. Silane (SiH4) and Methane (CH4) were used as the reactive gas
species at flow rates of 200 sccm and 16 sccm, respectively. Helium (He) was used as the carrier
gas at a constant flow rate of 700 sccm. Prior films evaluated at UF showed excellent properties
without any oxygen incorporation and were stable to physiological environments.
Prior to beginning fabrication, preliminary electrical characterization of the pn diodes were
performed. First, 1.5 cm x 1.5 cm die pieces of the samples were diced and taped, epitaxial side
down, onto a metallic wafer. The metallic wafer contained evenly spaced out holes of 1 mm
diameter. The wafer was used as a shadow mask for the deposition of a thick layer of Ti (~0.5 µm)
onto the 3C-SiC samples (with the shadow-mask there was no need for any wet photolithography
steps). This created Ti columns (1 mm in diameter) on the surface of the wafers. The wafers were
than etched for 3 min using DRIE, thus removing the top epitaxial layer left unprotected by the Ti
columns. This exposed the bottom epitaxial layer and provided a method to perform a rough initial
pn diode evaluation of the samples. Figure 4.3a shows a cross section of the test Ti column devices
and an optical image of one of the devices.
The 3C-SiC neural devices followed the same fabrication protocols utilized for the 4H-SiC
implants. This includes a DRIE etch to define the electrode’s mesa on the top most epilayer,
followed by the deposition of ~250 µm of a-SiC at UF, as described above. RIE was then used to
open access windows for the contact pads and the electrode tips. The process to create ohmic
contact pads for the 3C-SiC devices is slightly simpler than that required of the 4H-SiC devices.
A metal lift-off process is utilized to create the contacts using the following process: A 1 µm thick
film of LOR is deposited, followed by 5 µm of AZ-12XT. Once exposed to UV and developed, a
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thin film of Ti (~20 nm), followed by Au (200 nm), are deposited in sequence via RF sputtering.
Post deposition, liftoff is performed in a Microposit™ Remover 1165 bath and the samples are
cleaned via a solvent clean and O2 plasma descum. The contacts are then annealed in an RTP at
650 °C for 30 min to form the ohmic contacts. A second contact overlay Ti/Au stack is deposited and
not annealed. This facilitates wire bonding to the annealed contact. Ohmic contact is then verified via
IV measurements.
At the time of writing this dissertation, the DRIE step used to define the individual probes,
and the methods used to release the freestanding devices from the underlying wafer, have yet to
be completed due to a major failure of the USF DRIE tool. However, the proposed fabrication
sequence and plans to complete these devices are outlined in Chapter 5 in the Future Work section
(section 5.2.2). Figure 4.3b provides a glimpse of a cross sectional view of a proposed single
freestanding 3C-SiC neural device. The top cross section shows the device pre-release from the
SOI substrate. The bottom image shows the cross section of the freed device.
Additionally, to perform a thorough evaluation of the pn diodes, a mask set consisting of
pn diodes of various lengths was created to mimic the long mesa pn diodes of the implant devices
(see Fig. 4.4). The fabrication of the pn diode devices mirror the fabrication of the 3C-SiC
implantable devices, apart from the steps required to free release the devices (there is no need to
release the test diodes). Data from this will help us to determine the density of defects formed
during the growth process and if they, in fact, affect device performance.
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(a)

(b)
Figure 4.3: (a) Cross section of a test device used to conduct preliminary pn diode evaluation.
An optical image of the fabricated Ti column pn diode test device (right) next to a nickel coin
for size comparison. (b) 3C-SiC INI showing four (4) parallel electrodes on a single SiC
support. 3C-SiC epilayers are grown on an SOI wafer and processed using the same steps as
the 4H-SiC devices reported in Chapter 3. The buried insulating layer serves as an etch stop,
while also providing a way to easily free the individual neural devices. Submerging the SOI
wafer into a HF solution will etch away the insulating layer, leaving behind freestanding
devices (bottom). This allows for a manufacturable means to realize thin (5-15 µm thick)
devices thus solving the challenges posed by bulk 4H-SiC processing.

4.3

Results

4.3.1

Device Fabrication
The growth of the 3C-SiC epilayers added additional issues. For epiwafers 1 and 2 the

doping concentration of the n-region appeared to be too high, which caused precipitates to form in
the central region of the wafers. On the border of the wafers the surface was specular, and the
doping concentration appeared to be very high. Raman spectroscopy was performed by researchers
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at CNR-IMM and it is believed that the concentration was probably very close to the solid
solubility limit (target doping density was ~ 1E19 cm-3 but the result was likely >1E20 cm-3). Both
epiwafers 3 and 4 had little to no visible defects on the surface of the materials (during processing
the intentional nitrogen doping concentration was adjusted after viewing the surface morphology
of the first two wafers). A 5th wafer was grown, which contained an n+-region on a p-type region
grown on SOI, however, the SOI wafer experienced extreme bowing and fractured due to the
stress, which prevented its use for device fabrication. Figure 4.3 shows atomic force microscopy
(AFM) images, and calculated surface roughness values, taken from the top epitaxial layer of the
four wafers. AFM images of wafers 1 and 2 were taken near the border of the wafers were there
was no signs of precipitate defects. A scan of the central area of Wafer 1 (Figure 4.4b top right),
showed a rough surface. Wafers 3 and 4 had smooth surface morphology with no visible defects.

Figure 4.4: AFM images of the four 3C-SiC samples used to fabricate the devices. The
images were taken prior to fabrication. Wafers 1 (b) and 2 (a) contained smooth or specular
borders with a rough center (top right). Wafers 3 (c) and 4 (d) had smooth surfaces (when
compared to the rough surface of wafer 1).
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(a)

(b)

(c)
(d)
Figure 4.5: Fabricated 3C-SiC devices. (a) The 3C-SiC diode device contains several
rectangular pn diodes with varying length, in addition there are several concentric circular
diodes with varying inner circle diameters. The device shown was fabricated on a piece of
wafer 5, thus it is not a functional device. (b) Graphical representation of the proposed
implant. The implant mask set are similar for both the 4H-SiC and the 3C-SiC devices. SEM
images of partially fabricated 3C-SiC implantable electrodes fabricated on SOI and insulated
with a conformal layer of a-SiC is provided. The window opening on the electrode tips and
contact pads, metal deposition and the probe outline have yet to be defined on this device. (a)
n++-doped electrode tips with connecting traces, on a p-doped substrate (x400 magnification).
(b) n++-doped electrode contact pads on a p-doped substrate (x30 magnification). Probe
length (5 µm not shown). The devices are awaiting the probe definition etch step.

Using the epiwafers described above, device processing was conducted up to the probe
definition etch and probe release steps. Figures 4.5c and 4.5d show SEM images of the fabricated
3C-SiC conductive n++ epi mesas for the implantable probes. The entire device was insulated with
a conformal layer of a-SiC. The SEM images were taken pre-window opening of the electrode tips
and the contact pads. The electrodes are 10 µm wide, 3 µm thick, and of variable lengths. Each
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electrode begins at a contact pad and ends at an electrode tip. The electrode tips have a 15 µm
diameter window opening for active neural recording, or stimulation. The shank of the implantable
devices (the portion of the probe which gets implanted) is 5 µm long.

4.3.2

Material Characterization
Verification of the doping density of the conductive epilayers was conducted as described

in Section 3.3.3. Capacitance versus voltage measurements of Schottky contacts to the top epilayer
showed that wafers 1 and 2 had doping concentrations of 5.59 × 1019 cm−3 and 3.44 × 1019 cm−3,
respectively. Wafer 3 doping concentration was calculated to be approximately 1.50 × 1019 cm−3.
The profiling technique used to determine the doping density of the n-type material does not
correlate well with calculating the density of the p-type material [122]. Therefore, the doping
density of the top epitaxial layer (p++) of wafer 4 could not be accurately calculated.
Figure 4.5 show preliminary results of IV measurements performed on the pn diodes using
the Ti masked devices (Figure 4.3a). To perform the pn diode measurements one measuring probe
was placed on the Ti contact pad (column), which provided contact to the top epilayer, and the
second probe was placed at the center of the etched surface (contacting the bottom p-epilayer).
Voltage was swept over a range of −10 V to +25 V for the first three epiwafers (wafers 1, 2 and
3). For wafer 4, the voltage was swept from -10 V to +15 V. The results, shown on a semi-log plot,
demonstrate a turn on voltage of ~5 V and a breakdown voltage of approximately -2 V for wafers
1, 2, and 3. While wafer 4 (the only p++-doped on n-doped epiwafer) turned on immediately and
had a breakdown voltage of less than -1 V.

95

(a)

(b)

(c)
(d)
Figure 4.6: Preliminary 3C-SiC device characterization. The electrical properties of the
device were first tested by performing current vs. voltage (IV) measurements on the
fabricated Ti column test structures. The results, shown on a semi-log plot, show a turn on
voltage of ~5 V for and a breakdown voltage of ~-2 V for wafers 1, 2, and 3. Wafer 4 turns
on and breaks down immediately. These test structures lacked insulation and an ohmic
contact. Though results are promising (for wafers 1, 2, and 3), further analysis need to be
conducted.

4.4

Discussion
The doping levels achieved on the fabricated 3C-SiC materials are ideal for increasing the

electrode conductivity compared with the 4H-SiC devices of Chapter 3. This will lower the
impedance of the electrical traces of the device and improve communication with the brain.
However, too high of a doping concentration during growth may cause precipitates to form on the
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surface of the material, creating rough surfaces to process the devices on. It is still unknown what
effect, if any, the rough surface had on the devices fabricated from wafers 1 and 2. One possible
solution to achieving a high concentration of the 3C-SiC traces (concentration greater than 1019)
is through the use of ion implantation [175, 176]. However, this is an option to be considered based
on final test results once the implanted devices have been completed as activation of the implants
is not a trivial process and requires high-temperature (>1,200°C for nitrogen dopants) [54].
Comparing the doping densities of wafer 1 and 2 showed comparable materials when 3C-SiC was
grown on SOI and Si wafers. However, further testing needs to be conducted to determine the
density of defects formed during the growth process and if they are similar between the two wafers.
The most important measurement involved assessing the blocking voltage of the epitaxial
pn junctions. Since the entire all-SiC process depends on the isolation provided by the pn junction,
significant effort was expended to ensure that adequate electrical isolation was achieved.
Preliminary pn diode testing on the Ti columns devices, showed a higher than expected turn on
voltage and relatively low breakdown voltage. However, the Ti column device were test devices
that lacked proper metal contact and proper insulation. Therefore, while the data provided helped
establish the fact that working pn diodes are possible in this material, it does not provide adequate
information on the pn diodes. Additionally, the data collected for wafer 4 (the only p+-doped on ndoped epiwafer) demonstrated that p+-doped electrical trace may not be a viable option. Due to the
poor hole mobility of 3C-SiC (hole mobility = 40 cm2/V s) it was always the intent of this research
to fabricate the devices with n-doped conductive trace (electron mobility =800 cm2/V s). However,
again, further testing must be conducted to come to a definitive conclusion on this matter.
The implant MEA mask set was used to process the devices displayed in Fig. 4.4c, while
a complimentary mask set was designed to evaluate the pn diode isolation, shown in Fig. 4.4a. In
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this mask set the pn diodes were intentionally designed to be long to mimic the long mesa pn
diodes shown in Figure 4.4a. The results from these pn diode devices will provide conclusive detail
on the viability of the 3C-SiC pn diodes in providing electrode trace isolation. The data will also
help establish the effect, if any, that defects within the crystalline material may have on the pn
junction. The longer the electrode traces, the higher the probability of a defect being present within
the trace. However, due to the failure of the DRIE tool, test results were not available at the writing
of this dissertation but will be provided in planned future work (Chapter 5).

4.5

Chapter Summary
3C-SiC has been shown to be the more biocompatible polytype when compared against

4H-SiC and 6H-SiC. Additionally, unlike its counterparts, monocrystalline 3C-SiC is typically
grown on Si wafers. By utilizing Silicon-on-Insulator (SOI) technology freestanding wafers can
be produced by simply soaking the wafer, with the fabricated devices already present, in an HF
solution. This provides a simple and cost-effective method of making very thin freestanding allSiC neural probes. Material and preliminary device characterization all point to 3C-SiC on SOI
being a viable replacement for the 4H-SiC devise fabricated in Chapter 3. Further device and
electrical characterization are planned to prove this hypothesis.
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CHAPTER 5: SUMMARY AND FUTURE WORK

5.1

Summary
For INI technology to continue to grow as a valuable therapeutic tool for individuals

suffering from nervous system damage or disorders, the failure mechanisms associated with
present day neural devices must be addressed. SiC, more specifically 3C-SiC, has demonstrated
several key attributes which makes it a valuable replacement for present day INI devices. SiC has
been proven to be more biocompatible and hemocompatible than Si (which are used in present day
devices). The novel part of this dissertation is that the first ever, all-SiC, device has been
demonstrated for future use as an INI. All-SiC indicates that only SiC material was used to create
a neural interface: mechanical support, conductive electrode and electrical insulation were all
realized using SiC without the need to include metals or plastics, which are believed to cause
reliability issues in present-day INI devices.
The first set of devices fabricated utilized the 4H-SiC polytype while the final set used 3CSiC. In both cases the top layer of SiC was degenerately doped during epitaxial growth to give the
material semi-metallic properties, eliminating the need for metal electrode traces. SiC INI devices
were fabricated by growing a degenerately doped n-type electrode epitaxial layer on a p-doped
epitaxial base layer. The pn junctions formed between the layers and the substrate provided
isolation between adjacent electrode traces, eliminating the need of an electrical insulator between
the substrate and electrode traces. Conventional silicon photolithographic processing techniques
where employed in the design and fabrication of the all-SiC device. The top side of the electrodes
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and exposed substrate surface were insulated with a ~200 nm conformal layer of a-SiC, a wellknown and highly utilized biomedical grade insulator, to prevent shorting of the pn junction within
the brain environment.
Due to the wide band gap nature of SiC, a turn on voltage of ~2.3 V was observed for the
4H-SiC pn junctions (for reference Si has a turn on voltage of ~0.7 V). This turn on voltage is well
above the operating potential utilized within in-vivo INI devices. A leakage current of ~7.5 nArms
was observed between electrodes over a voltage range of -50 to 50 V (a voltage range well above
the required range for chronic implanted devices). Electrochemical results show that the fabricated
4H-SiC MEAs interacted with the electrochemical environment primarily through capacitive
mechanisms and have an electrical impedance comparable to that of standard gold electrodes. The
capacitive interaction of the MEAs is preferred over a faradaic interaction. However, electrodes
which undergo Faradaic chemical reaction mechanisms (IrOx) tend to have larger charge capacity
(CSCC) values. Therefore, 4H-SiC devices cannot deliver charge as efficiently as other
conventionally used microelectrodes that undergo Faradaic charge transfer reactions. Fortunately,
the material supports an expanded water window over conventional materials which allows for
this fact to be compensated for during stimulation. For reference Pt electrodes have a water window
from -0.6 to + 0.8 V, whereas our 4H-SiC electrodes displayed a water window from -2.0 to +2.4
V. This is a significant advantage for the all-SiC INI as it further ensures that Faradaic reactions
will likely be avoided during neural stimulation. All studies and data collected thus far indicate
that the monolithic SiC neural device can aid in the advancement of chronic INI use in clinical
settings and the main missing part of this development story is the lack of in-vitro and in-vivo
performance data which is discussed in the future work section of this chapter.
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An issue that arises when dealing with the fabrication of 4H-SiC freestanding INI devices
is the release of the devices from the bulk 4H-SiC wafer. The bulk 4H-SiC wafer is ~400 µm thick.
To release the ~7.5 µm thick devices, a series of steps must be employed to thin down the wafer.
Due to difficulties in implementing this process final 4H-SiC implant processing is pending and
will be discussed in the future work section later in this chapter. The final thickness of the
freestanding devices may be as thick as ~50 µm, since not all the bulk wafer is removed. This is
quite thick for chronic implants, although on the order of thickness for contemporary NeuroNexus
Si-based probes. Fortunately, 3C-SiC provides a pathway to avoid the thinning down process
required with 4H-SiC devices. Unlike 4H-SIC, cubic SiC can be grown on Si and SOI material.
The oxide layer of the SOI wafer provides an etch stop and aids in the release of the fabricated 3CSiC devices; placing the wafer in HF will etch away the oxide layer, releasing the devices from
the bulk Si wafer. At the time of this writing 3C-SiC implantable devices have been fabricated on
both SOI and Si substrates. However, due to the failure of the USF DRIE tool, the probe definition
etch for the devices could not be performed and the devices have yet to be released from the SOI
substrate.
Preliminary material characterization of the 3C-SiC devices demonstrated doping levels on
the order of ~1019 to ~1020 cm-3. Though these doping levels are ideal for increasing the
conductivity of the electrical traces, 1020 cm-3 was too high for the growth process and resulted in
precipitates forming on the center of the epiwafer. Preliminary electrical device characterization
was performed on etched 3C-SiC pn diodes using Ti as an etch mask (Figure 4.4a). Though very
preliminary, the data indicate that the 3C-SiC material grown on SOI and Si are viable options to
replace the 4H-SiC devices fabricated in Chapter 3. Due to the poor hole mobility of 3C-SiC it
was always the intent of this research to fabricate the devices with n+-doped conductive traces and
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data gathered thus far indicate that the p+ on n-doped material provides poor pn diode performance.
However, further device and electrical characterization needs to be performed before arriving at a
definitive conclusion. Electrical device characterization will be performed with the goal of insuring
that the pn diodes are of sufficient quality to provide substrate isolation.

5.2

Future Work

5.2.1

Completion of Freestanding 4H-SiC INI Probes
To complete the fabrication of the 4H-SiC INI devices presented in Chapter 3, the

individual devices must be separated from the bulk 4H-SiC substrate (backside). The process to
achieve this separation (first reported in section 3.3.1) will be outlined for reference here. First, a
~20 min DRIE top-side etch will be used to define the geometry of the probes by etching through
the n+-doped, p-base layer and part of the bulk SiC layer to reduce the final probe thickness. This
DRIE step will utilize a Ni hard-mask, which has a higher selectivity than the photoresist mask
and thus allows for longer (deeper) etching. The process to develop the Ni hard-mask follows steps
utilized for previous metal liftoff processes. After depositing a Ti adhesion layer of ~ 50 nm, a
thick layer of Ni (~1 µm) will be deposited and patterned via either a metal etch or lift-off process.
The SiC DRIE process etches Ni at an approximate rate of 1 µm per 20 minutes, giving a ~20:1
selectivity for the SiC/Ni stack (i.e., for every 20 µm of SiC removed ≤1.0 µm of the Ni mask will be
consumed). To further thin down the bulk SiC substrate, the backside of the material will be thinned
down from ~400 µm to ~50 µm through mechanical lapping, which is a process available in the
SiC industry. Lapping involves physically grinding down the backside of the wafer. The cross
section of the resulting wafer post lapping is shown in Figure 4.1. To free the neural devices from
the thinned down wafer, a blanket DRIE etch will be implemented to remove the remaining ~50
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µm backside of the wafer. The resulting devices will have a thickness that is roughly 20-25 µm,
which is equal to the top-side deep etch.

5.2.2

Completion of Freestanding 3C-SiC INI Probes
To complete the 3C-SiC INI devices, similarly to the 4H-SiC devices, the underlying wafer

must be removed. However, unlike the 4H-SiC devices, the underlying wafer does not have to be
lapped down. A big advantage to this approach is that fact that the SOI and Si wafers serve as an
etch stop. Therefore, for the probe definition etch the need to over etch the top side of the wafer
is no longer required. The probe definition etch will be performed via the deposition of a thick film
of photo resist (~25 µm), or a Ni hard-mask (1 µm), followed by a 10 min DRIE step. This will
etch ~10 µm of the top side SiC, ensuring that the individual probes are separated from adjacent
devices on the substrate epilayer. To create free standing devices, the samples that were grown on
SOI will be placed in an HF solution and lightly agitated to aid with the etching of the insulating
layer. Separating devices grown on bulk Si wafers can be performed by a blanket DRIE etching of
the backside using a Si etch recipe. While the Si substrate is quite thick (~800 µm) the faster etch
rate of 10-100 µm/min allows for a reasonable process time. Figure 4.3b provides a glimpse of a
cross sectional view of a proposed single freestanding 3C-SiC neural device. The top cross section
shows the device pre-release from the SOI substrate. The bottom image shows the cross section of
the freed device.

5.2.3

3C-SiC Electrochemical Testing
Each of the SiC polytypes have their own distinct characteristics. This includes their pn

diode turn-on and blocking characteristics, their band-gap energy, and their biological
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performance. The electrochemical characteristic of 4H-SiC have been studied and demonstrated
in Chapter 3. However, due to the varying material properties of different SiC polytypes, the
electrochemical characteristics of 3C-SiC must be independently explored. Monolithic 3C-SiC
single ended planar MEAs (Gen. III MEAs) have been fabricated to date. Electrochemical
experimentation will be conducted on these 3C-SiC devices to assess the electrochemical
performance of these devices. EIS and CV measurements will be employed to access 3C-SiC
electrode impedance, extract an equivalent circuit model and determine its charge storage
capacities. An accelerated aging experiment will also be carried out on these devices. The
accelerated aging experiments are conducted to test the stability of the a-SiC film on the 3C-SiC
material. This test will indicate whether the insulating film begins to delaminate under chronic invivo use.

5.2.4

Chronic In-Vivo Implantation
Due to the unexpected failure of the in-house PECVD process, both in-vivo and in-vitro

experiments were put on hold. However, to demonstrate the capability of monolithic SiC devices,
in-vivo experiments must be conducted with the 3C-SiC devices. Preliminary in-vivo experiments
demonstrated that the 3C-SiC support material did not initiate an inflammatory response and,
therefore, a 3C-SiC INI should not be hampered by the formation of scar tissues near or around
the probe. However, chronic implantation of the devices into rats or mice over an extended period
is needed to establish whether the all-SiC INI is a technological solution to on-going chronic
reliability and longevity issues.
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5.2.5

All-SiC Implant for Magnetic Resonance Imaging (MRI)
Magnetic Resonance Imaging (MRI) is an effective non-invasive tool which gives high

resolution and high contrast images of the brain. A disadvantage with present day INI devices is
their incompatibility with MRI instruments. Present day INI devices incorporate metals, which can
cause image artifacts and are prone to excessive RF coupling and ohmic heating. These concerns
restrict MRI imaging in the presence of implanted devices (neural probes, cochlear implants, etc.)
to magnetic fields less than 1.5 Tesla (T). The magnetic strength of the MRI directly affects the
resolution of the images. Hence, patients with implanted devices are restricted to receiving data
from lower resolution images. To take full advantage of the powerful diagnostic capabilities of the
MRI method, an INI device which does not heat brain tissue via electromagnetic fields from the
system must be developed.
A monolithic all-SiC INI device may alleviate the compatibility issues facing INI devices
and MRI. In addition to SiC being a neurocompatible semiconductor, it also has the added
advantage of having a high thermal conductivity (on the order of copper at room temperature).
These properties of SiC gives it the possibility of being an excellent candidate as an MRI
compatible neural implant material. Research in the SiC group is currently on going to evaluate
the MRI compatibility of all-SiC neural interfaces under 7T MRI excitation protocols. Both
software simulation (ANSYS HFSS) and in-vitro testing will be performed to evaluate the
possibility of utilizing SiC for MRI [177].

5.2.6

Generation V: Graphene Insulated by a-SiC Neural Devices
Graphene is the thinnest solid-state material known to man. It is a 2D material that registers

at one atom in thickness. Graphene is composed of a monolayer of carbon atoms arranged in a
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hexagonal lattice. It is known to be an excellent conductor of electricity and heat, and its strong
carbon to carbon bond strength correlates to an extremely high mechanical strength. Additionally,
graphene is known to be highly biocompatible [178-181]. Future research is looking to exploit the
properties of graphene for biomedical applications. More specifically, creating ultra-thin neural
devices composed of a monolayer, or a few monolayers, of graphene insulated by a-SiC. This
project is in collaboration with Dr. Camilla Coletti at The National Enterprise for nanoScience and
nanoTechnology (NEST) in Pisa, Italy.
The project is still within its initial stages. However, preliminary results indicate a
promising outlook. Fabrication of the ultra-thin devices begins with a-SiC deposited on a Si wafer.
The wafer is then diced into 1 cm x 1 cm die pieces. A single layer of graphene is grown via CVD
on a copper (Cu) foil. The Cu foil is dissolved in solution and the graphene transferred onto the aSiC on the Si die. The graphene/a-SiC stack can then be used to fabricate a neural device.
A lift off process was utilized at USF to create Ti/Au contact pads on the four corners of
the graphene/a-SiC die, creating a Van der Pauw structure (cross section shown in Figure 5.1).
The devices were completed when a second layer of a-SiC (~200 nm) was deposited on the top
side of the device, sandwiching the graphene between a-SiC films. Of the six devices fabricated,
only 1 device proved to be viable. The low yield was the result of poor handling of the graphene
and photoresist residue. Photoresist that is not completely removed during the solvent clean
procedure cannot be cleaned with an O2 plasma clean as this would damage/remove the graphene
layer. Thus, using photoresist to create the graphene devices poses a challenge.
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Figure 5.1: Cross sectional view of a fabricated Van der Pauw structure. Graphene is
sandwiched between two layers of a-SiC. The bottom most layer of a-SiC was initially
deposited on a Si wafer that was diced into 1 cm x 1 cm die pieces.

Table 5.1 lists the results of Hall Effect measurements and Raman spectroscopy
measurements performed on the graphene before and after the top layer of a-SiC was deposited on
the single working device. The Hall measurements were used to calculate the sheet resistance and
the mobility of the graphene post-fabrication. The results showed that, after initial fabrication, the
graphene was still intact. However, the mobility of the material had decreased, while the resistivity
increased post top layer a-SiC deposition. The Raman results for the single working device showed
that the 2D and G peaks where roughly at the same position pre- and post- cap layer a-SiC
deposition. The width of the graphene’s 2D peak increased only slightly, while the ratio of 2D
peak intensity to G peak intensity decreased slightly post deposition.
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Table 5.1: Summary of results collected from graphene/a-SiC Van der Pauw devices.
Graphene on a-SiC a-SiC / Graphene / a-SiC
Mobility [cm2/V*s]

1210

795.6

1.490e+13

1.5591e+13

346.0

493.2

Roughness average (Ra) [nm]

-

0.847

RMS Roughness (Rq) [nm]

-

1.300

Bulk Concentration [cm-3]
Resistivity [Ω*cm]

Raman Results
2D Peak Position

2672.4 – 2684.7

2683.6 – 2692.0

G Peak Position

1586.6 – 1593.5

1591.4 – 1594.6

2D Peak Width

40.2 – 47.2

46.1 – 51.9

1.3 – 1.7

1.1 – 1.4

Peak Intensity Ratio 2D/G

Preliminary data of the fabricated Van der Pauw structure demonstrated that the graphene
sandwich between a-SiC device is worth exploring. The fabrication process provided a relatively
low number of devices (1 out of 6). Additionally, the change to the resistivity and mobility of the
graphene post fabrication is not desirable. However, it was discovered that aluminum may be a
possible solution to reduce the photoresist residue on the graphene devices. Aluminum is etched
in TMAH, a chemical found in the AZ300 photoresist developer. It may be possible to deposit a
thin layer of aluminum prior to using the photoresist for device fabrication. This may increase the
yield of devices fabricated, while also minimizing the change in resistivity and mobility of the
graphene film. If this project advances and produces results, then the ultra-thin probe may provide
a solution to many of the failure mechanisms that are currently inhibiting the growth of INI
technology.
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5.3

Future Work Summary
The future work outlined in this chapter has the possibility to position the all-SiC INI

concept pioneered during this work to the mainstream. Provided that implantable devices are
realized, and single unit recordings achieved, the next logical step will be long-term implant
studies. If, as expected, the device performs with minimal change in their recording properties,
then a serious effort to move this technology towards commercial translation will likely occur.
Beyond NIH R01 grants, it is easily conceivable that significant DoD and private industry funding
can be garnered. On a more practical level, several journal publications are already ‘in the works’
based on the pioneering work reported here:
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